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vAbstract:
The increasing complexity and concurrency in digital multi-processor systems requires
a design flow that covers different abstract layers. Therefore, one of the most important
aspects of parallel computing is its close relation to the underlying hardware and program-
ming models. In this PhD thesis, we take dataflow as the basic model of computation,
as it fits the streaming application domain. Cyclo-Static Dataflow (CSDF) is particularly
interesting because this variant is one of the most expressive dataflow models while still
being analyzable at design time. Describing the system at higher levels of abstraction is not
sufficient, e.g. dataflow have no direct means to optimize communication channels generally
based on shared buffers. Therefore, we need to link the dataflow MoCs used for performance
analysis of the programs, the real time task models used for timing analysis and the low-level
model used to derive communication times. This thesis proposes a design flow that meets
these challenges, while enabling features such as temporal isolation and taking into account
other challenges such as predictability and ease of validation. To this end, we propose a new
scheduling policy noted Self-Timed Periodic (STP), which is an execution model combining
Self-Timed Scheduling (STS) with periodic scheduling. Nowadays, periodic scheduling is
receiving much more attention for streaming applications. Nonetheless, periodic scheduling
increases the latency significantly for a class of graphs called unbalanced graphs. Since in
the real world, execution time of processes can vary in quite large margins, it is difficult to
guarantee balanced property. In STP scheduling, actors are no longer strictly periodic but
self-timed assigned to periodic levels: the period of each actor under periodic scheduling is
replaced by its worst-case execution time. Then, STP retains some of the performance and
flexibility of self-timed schedule, in which execution times of actors need only be estimates,
and at the same time makes use of the fact that with a periodic schedule we can derive
a tight estimation of the required performance metrics. We aim at modeling four types
of STP scheduling based on two different granularities naturally offered by Cyclo-Static
Dataflow model: 1) Coarse-Grained description which considers instances of actors, and 2)
Fine-Grained description which considers smaller components (i.e., sub-tasks of actors) the
actors are composed of. For both granularities, we use an implicit-deadline periodic model
and a constrained-deadline periodic model. Accordingly, we develop a number of analysis
techniques to characterize the worst-case end-to-end temporal behavior (i.e., maximum la-
tencies and throughput) for a set of real-life streaming applications. In our experiments,
the results are very promising, e.g., 86.4 % of improvement for constrained STP compared
to the SPS latency. Evaluating temporal behavior is a problem that can be solved if differ-
ent properties are verified. One of them is to know the communication cost. The solution
proposed in this thesis, is a new analytical communication performance model, for the
MPPA-256 architecture, that models computation, communication and arbitration.
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2 Chapter 1. Introduction
The number of consumer electronics devices sold worldwide is growingrapidly and super-computing has become, for the first time, available
to anyone at the price of a desktop computer. Besides the conspicuous desk-
tops and laptops, there is a multitude of computers discretely operating inside
special-purpose devices. These are the computers in cars, mobile phones, nav-
igation systems, and all the way to satellites, airplanes, and nuclear reactors.
In technical circles, it is common to refer to computers included in such devices
as embedded systems. An embedded system is some combination of computer
hardware and software that is specifically designed for a particular function.
They also react to events in their physical environment. Since the physical
environment is inherently temporal, the metric properties of time play an es-
sential part of the functionality of embedded systems [Lee 2005]. This leads
us to a classification of these time-critical systems (not limited to embedded
systems), based on their real time behavior. Such systems are called real-time
systems and are classified as: (1) hard if missing a deadline has a catastrophic
consequence, e.g. the Anti-lock Braking System (ABS) used in cars; (2) firm
if missing a deadline is not acceptable but does not have catastrophic conse-
quence, e.g. a cellular mobile handset; and (3) soft if missing a deadline is
not desired, but it is tolerated and the consequences are not catastrophic, e.g.
video/DVD player.
An important subclass of embedded systems are embedded multimedia sys-
tems. These systems combine multiple forms of information content and in-
formation processing (e.g. audio, video, animations, graphics). These types of
data are inherently streaming, i.e., they consist of streams of data. Therefore,
multimedia embedded systems feature large and growing computation and
communication requirements that can be met only through the use of multi-
ple processors. As mentioned earlier, providing guarantees is one of the most
prominent feature of embedded systems. Embedded systems design requires
also approaches taking into account non-functional requirements regarding op-
timal use of resources (e.g. memory, energy, time) while ensuring safety and
robustness. Therefore, the major challenge is no longer the execution speed of
the hardware but the complexity of optimized software [Kepner 2003]. Specif-
ically, the key technical hurdle lies in executing an application onto a parallel
computer in a manner that preserves performance while providing predictable
results in a predictable amount of time. But predictability is harder to achieve
in a multiprocessor system because processors typically lack a global view of
the system. This thesis proposes a design flow that meets these challenges,
while enabling features such as temporal isolation between tasks and taking
into account other challenges such as end-to-end predictability and ease of
validation.
1.1. Current Design Trends 3
1.1 Current Design Trends
1.1.1 From SoC to MPSoC
The empirical Moore’s law does not only describe the increasing density of
transistors in advanced technologies. For the last two decades, Moore’s law
has also enabled four main revolutions. Figure 1.1 summarizes the different
revolutions that occurred in less than 30 years. In the mid-eighties, the first
revolution concerns the way to embed more and more electronic devices in the
same silicon die. This was the era of Systems-on-Chip (SoC). The challenge
was to find an efficient way to interconnect these devices so Bus intercon-
nect structure was used for a long time [Torres 2011]. In the mid-nineties, the
number of processing cores became too important for sharing a single commu-
nication medium. The industrial and academic communities faced a new chal-
lenge so a new interconnection scheme based on the Network Telecom fabrics,
the Network-On-Chip (NoC) was born. Single core has been making faster
for decades, by increasing clock speed, increasing cache and pipeline size and
exploiting Instruction-Level Parallelism (ILP) [Borkar 2011]. However, these
techniques reached their limits partly because processors were starting to run
up against power budgets. In the last decade, the breakthrough was using
additional transistors in a different way, by adding more processors in the
Figure 1.1: Technological advances and increased systems complexity when
replacing SoC by MPSoC [Torres 2011].
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same chip. The first Multiprocessor Systems-on-Chip emerged [Wolf 2008].
It can integrate micro-controllers, digital signal processors (DSPs), memories
together with specialized circuitry (i.e. like accelerators and I/Os) intercon-
nected through a dedicated communication infrastructure. In the next gen-
eration of circuits, known as massively multi-core chips, there may be dozens
or hundreds of such components on a single SoC (e.g. TILE-Gx processor
from Tilera (72 cores) [til 2014] and the MPPA-256 chip from Kalray (256
cores) [de Dinechin 2013]).
1.1.2 Streaming Applications
In general, multimedia applications include a combination of text, audio, an-
imation, video, and interactivity content forms. In the data stream model,
some or all of the input data that are to be operated on are not available for
random access from memory, but rather arrive as one or more continuous data
streams [Babcock 2002]. Therefore, multimedia embedded systems typically
perform regular sequences of operations on large (virtually infinite) streams
of data. Data items are fed to the application from some external source,
and each data item is processed for a limited time before being discarded.
The result of the computation is a long (virtually infinite) sequence of output
data items. Most streaming applications are built around signal-processing
functions (e.g. filters) applied on the input data set with little if any static
control-flow between them.
1.1.3 Design of Concurrent Software
All computers today are parallel at the hardware level, then parallel software
can take better advantage of the underlying hardware resources. In a program,
three main possible types of software parallelism have been identified:
1. Instruction-Level Parallelism (ILP): Under ILP, multiple instructions
from the same instruction stream can be executed concurrently. This
represents the lowest visible level of parallelism because it is generated
and managed by the hardware or by the compiler. In practice, ILP is
limited by data and control dependencies.
2. Data-Level Parallelism (DLP): Under DLP, instructions from a single
(or multiple) stream(s) operate concurrently on multiple data and each
one of them has its own stream of data. Data parallelism is limited by
non-regular data manipulation patterns and by memory bandwidth.
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3. Thread-Level or Task-Level Parallelism (TLP): For TLP, multiple
threads or instruction sequences from the same application can be ex-
ecuted concurrently. Tasks are generated by the compiler/user, and
managed by the compiler and the hardware. In practice, TLP is limited
by communication/synchronization overheads and by algorithm charac-
teristics.
It is important to note that a program might contain more than one type
of parallelism. Most real programs fall somewhere on a continuum between
task parallelism and data parallelism. In general, identifying and exploit-
ing parallelism has proven to be critical when researching high performance
solutions. On one hand, some programs do not have work-efficient parallel
algorithms that exhibit massive parallelism, e.g., finding the shortest paths
between two points. In the shortest path problem, all known parallel algo-
rithms with high levels of parallelism have significantly higher complexity, or
equivalently much lower work efficiency, compared to the most efficient se-
quential algorithms. Then, it would be difficult to optimize performance with
a large number of parallel execution units without significantly increasing the
computation complexity. On the other hand, some applications can be nat-
urally split into many independent sub-tasks, e.g., matrix multiplication. In
some cases, these applications are so parallelizable that they are called em-
barrassingly parallel [Mikhayhu 2012].
Traditionally, embedded software has been designed using implicit pro-
gramming models that hide concurrency inside libraries or behind an Appli-
cation Programming Interface (API) [Haid 2009], so that a caller retains a
sequential view while the library performs the work in parallel. An exam-
ple of a popular API for designing concurrent software is the POSIX threads
(Pthreads) standard [pos 2013]. OpenMP [Chapman 2007] is another model
considered as semi-implicit since its parallelism is based on hints given by the
programmer. Implicit models provide a native and safe implementation of
concurrency. Their main drawback is that they reduce the control the pro-
grammer has over the parallel execution of the program. Therefore, designing
concurrent software at this level is known to be error-prone and it is not easy
to provide timing guarantees [Lee 2006]. Another widely studied approach
is automatic parallelization, where a compiler attempts to find parallelism.
This is typically done for programs written in conventional languages such as
Fortran. The goal of automatic parallelization is to relieve programmers from
the tedious and error-prone manual parallelization process. As appealing as
it may seem, this approach has not worked well in practice. Automatic paral-
lelization is hard to achieve for algorithms not based on simple loops and has
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become a research topic in the last twenty years [Cristobal A. Navarro 2013,
Ma 2007]. Understanding the behavior of programs is necessary to accurately
analyze programs. Therefore, the common belief is that designers need to
abstract from the actual programs by building high-level programming mod-
els [Ebert 2009, Sutter 2005] in order to make concurrency easy to under-
stand and reason about. Then, these models are used to analyze program
performance under different scheduling and mapping decisions. Such design
approach is called a Model-Based Design (MBD) and the models are called
Models of Computation (MoC) [Haid 2009, Jantsch 2005].
"A model of parallel computation is an interface separating
high-level properties from low-level ones. A MoC aims at abstract-
ing these lower levels by suppressing some properties and details
that are irrelevant for design space exploration so they focus on
other properties that are essential. In general, it defines how com-
putation takes place in a structure of concurrent processes and
defines the time representation and the semantics of communi-
cation and synchronization between processes in a process net-
work [Jantsch 2005]. These semantics can be used to formulate an
abstract machine that is able to execute a model."
State machines, timed Petri nets, synchronous models, dataflow mod-
els, and communicating sequential processes are typical examples of mod-
els of computation. Among MoCs used for modeling streaming applications,
dataflow models proved to be a very successful means to capture properties
of such applications. They have strong assets in the race for productivity and
scalability [Pop 2013].
1.2 Motivation of the work
Multicore processors have been embraced by the whole computer indus-
try. However, this process does not automatically translate into greater sys-
tem performance. The multicore solution exhibits for sure a higher peak of
performance, which can only be achieved at the cost of a significant software
development effort [Khailany 2008, Sutter 2005]. To effectively exploit this
parallelism, it is often necessary that the programmer manually re-structure
the application in such a way that communication and task dependencies
are explicit [Kyriakopoulos 2004]. This is the case of streaming programing
models (dataflow Model-of-Computation), which are a natural representation
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that explicitly represent data dependencies between the operations allowing
to extract parallelism. They have demonstrated significant performance ad-
vantages over standard parallelization techniques in domains such as signal
processing, multimedia and graphics. Besides exhibiting a convenient kind
of functional determinism, these models provide, under certain conditions,
interesting properties, e.g. compile-time knowledge of memory accesses and
compile-time communication channel dimensioning.
The importance of digital systems in modern economies is growing. Their
added value is created by supplying either functionality or quality. Func-
tionality is defined as the service offered to the user. Quality characterizes
extra-functional properties of the product or service, such as performance,
or dependability. However, modern digital systems are characterized by se-
vere resources limitations, high complexity, and stringent performance require-
ments. In general, these systems have two primary performance metrics which
are throughput and latency. Throughput measures how many samples (or
data-units) a program can produce during a given time interval. Latency
measures the time elapsed between receiving a certain input sample and pro-
ducing the processed sample. Aiming at providing an increasingly improving
quality to the user, stream processing jobs have increasing computational re-
quirements. In line with the design philosophy, we focus on three aspects:
1. Explore parallelism to achieve sufficiently high throughput and low la-
tency.
2. Explore data transfer and storage, known as the dominating cost of
modern multimedia applications [Catthoor 1998].
3. Reduce development time and complexity.
When looking for accuracy, a description of the system at a higher level
of abstraction, using a Model-of-Computation (MoC), is not sufficient. Mod-
ern multicore systems are more and more limited by communication rather
than computation [Ruggiero 2006]. However, communication or dependency
information can often be hard to determine at compile time. This could be
due to several factors: (1) hardware related factors; e.g. the organization of
the memory and the interconnection infrastructure; and (2) software related
factors, e.g. communication and task dependencies are not explicit, order of
memory requests cannot be determined at compile-time. Point 2 is detailed
in the following sections.
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1.2.1 On the Hardware Side
The definition of the exact times at which outputs must be computed is use-
less. Instead, it is important to guarantee that outputs are produced within
certain temporal bounds, which implies that any hardware operation must
have a bounded worst-case duration. Therefore, the hardware must be pre-
dictable. Predictability is equated to time determinism, that is, a form of
determinism where both the input and output sequences are time-stamped.
Recently, several attempts have been made to propose predictable multicore
hardware architectures that can be used in hard real-time embedded sys-
tems [Ungerer 2010, Hansson 2009]. Our research focuses on clustered mas-
sively multi-core processors: they are composed of several hundreds of compu-
tational cores organized in clusters. Each cluster has its own shared memory
accessed by the computational cores. The memory hierarchy of these cores
consists of the external (main) memory, the cluster shared memory and the
private caches. In this hierarchy, communicating data between cores can be
done in two ways: (1) between the external memory and the cluster mem-
ory; (2) between the cluster memory and the private cache memory. The first
one corresponds to the optimization at the dataflow level of abstraction. The
second one corresponds to the memory access behavior for an actor, which is
simply a sequential program. Here, we limit our discussion to the second way.
Because of contention, processors can suffer from stall cycles when re-
questing a shared memory access. The more information is available about
the memory-access behavior of a processor, the more accurate upper bound
can be derived for inter-processor communication times (transfer delay and
stall cycles). An estimated upper bound on the number of stall cycles must
be derived from the total number of memory accesses within a time interval.
During one execution of a task, the maximum number of processor stall cy-
cles is bounded as a result of the chosen arbitration scheme at the memory
port(s) [Harmsze 2000]. Therefore, we require a predictable arbiter, where
the number of interfering requests before a particular request is granted to
be bounded. For the architecture model, we consider the multi-bank memory
architecture of the MPPA-256 chip where each bank can be controlled inde-
pendently. Recently, this model appeared in different architectures to reduce
energy dissipation by operating banks in different modes (Active, Standby,
Power-Down) [Vassiliadis 2006]. In order to calculate worst-case latencies,
we shoud have: (1) the stand-alone WCETs of individual tasks, and (2) the
communication overhead induced by the interference when several processors
want to simultaneously access to the same bank or to different banks of the
cluster shared memory, i.e. As the system runs without locks.
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1.2.2 On the Software Side
On the software side, the same applies. First, temporal isolation must be
enforced among the running programs on the system. Temporal isolation is
the ability to start/stop programs, at run-time, without violating the timing
requirements of other already running programs. Several scheduling policies
have been proposed for scheduling streaming programs on Multi-Processors
Systems-on-Chip [Nollet 2010]. Self-timed schedule (STS), also known as as-
soon-as-possible schedule, is the most attractive implementation strategy for
multiprocessor DSP systems [Moreira 2012, Bamakhrama 2011, Sriram 2009].
The self-timed schedule of a dataflow graph is a schedule where each actor fir-
ing starts immediately when there are enough tokens on all of its input edges.
Then, it is possible to achieve optimal throughput and latency [Moreira 2012,
Sriram 2009]. However, analysis and optimization of self-timed systems under
real-time constraints is challenging due to the complex, and irregular dynam-
ics of self-timed operations, in addition to the high run-time synchronization
overhead and initiation times of actors.
Few scheduling solutions exist which support programs modeled using
a Model-of-Computation (MoC), and provide hard real-time guarantees un-
der inter-processor communication (IPC) delays [Moreira 2012, Bekooij 2005,
Goddard 1998]. However, these solutions either use simple MoCs such as Syn-
chronous dataflow (SDF), or hide interference between tasks using starvation-
free scheduling schemes (e.g. Round Robin) or budget schedulers (e.g. Time
Division Multiplexing (TDM) scheduling). Eliminating interference is a good
way to improve predictability [Sriram 2009], but this would be at the expense
of performance in most cases. When interference is not eliminated, commu-
nications and synchronizations are managed at run-time. Accordingly, any
analysis framework should provide upper and lower bounds on performance
parameters, e.g. computation, communication, synchronization, and arbitra-
tion overhead, under different scheduling policies. Several algorithms from
the classical hard real-time literature can enforce temporal isolation between
running programs (tasks) [Davis 2011]. The most famous model is the real-
time periodic task model proposed by Liu and Layland in [Liu 1973]. It is
typically modeled as finite collections of simple, highly repetitive tasks, each
of which generates jobs in a very predictable manner. This algorithm has
many nice properties such as timing guarantees for each application, tempo-
ral isolation [Davis 2011] and low complexity of the schedulability test which
led to its wide adoption. However, this model places several restrictions on
the tasks such as:
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• The execution time of each task is constant.
• The releases of all tasks are independent from each other, i.e. do not
depend on the initiation or completion of other tasks, with constant
interval between releases.
Several models have been proposed to extend Liu and Layland model;
lately, Bamakhrama et al. proved in [Bamakhrama 2014] that periodic schedul-
ing can achieve optimal performance solely for matched I/O rates graphs, i.e.
a graph where the product of actor worst-case execution time and repetition is
the same for all actors. However, in the real world, execution time of processes
can vary in quite large margins. It is then difficult to guarantee the matched
I/O property. Therefore, we propose to extend the periodic model with the
self-timed model to achieve optimal performance while preserving the same
temporal properties as the periodic model.
1.3 Sketching an Approach
In the previous section, we have discussed how scheduling policies and exe-
cution platform affect the temporal behavior of an application. We can sum-
marize the discussion in Section 1.2 as follows. To design parallel software for
MPSoCs, we should address three aspects.
First, we propose to use a deterministic dataflow Model-of-Computation,
more specifically the well-formed Cyclo-Static dataflow (CSDF) subset of pro-
cess networks. The choice of CSDF is motivated by the fact that it offers the
best balance between expressiveness and analyzability [Thies 2010].
Second, we promote the use of a new scheduling policy, which we called
Self-Timed Periodic (STP) scheduling, a hybrid execution model based on
Self-Timed and periodic schedules. Firstly presented in [Liu 1973], the pe-
riodic task model has been extended recently by Bamakhrama et al. in
[Bamakhrama 2014] to be applicable to streaming programs. In fact, the pe-
riodic model is based on independent periodic or sporadic tasks [Davis 2011].
That is not directly applicable to modern streaming programs. Streaming pro-
grams are typically modeled as directed graphs, where graph nodes represent
actors (i.e., tasks) and graph edges represent data-dependencies, i.e. com-
munication channels usually implemented as FIFO. Since data-dependencies
are naturally respected in the schedule, the new periodic task model proposed
in [Bamakhrama 2014] has a simple feasibility test and can easily be used by
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existing real-time operating systems. However, no such de facto solution ex-
ists yet to improve the throughput or the latency computed under the already
existing periodic task models [Bamakhrama 2014, Bodin 2013]; they are quite
far from the optimum achieved under self-timed schedule. Therefore, the core
problem addressed by this dissertation is to investigate the possible ways to
retain the properties of the periodic task model and at the same time improve
its performance.
Third, we address an important source of unpredictable behavior, namely
resource sharing unpredictability. In fact, while schedules may be function-
ally correct-by-construction, they can still violate timing constraints. Such
violations are usually caused by delays that are not accounted for, due to
resource sharing (e.g., the communication medium). During its life cycle, a
core alternates between two episodes : 1) a memory episode, where the core
is waiting for a memory request to be serviced, and 2) a compute episode,
where there are no memory requests by the core. Instruction throughput
(Instructions Per Cycle) is high during the compute episode, but low during
the memory episode. When a core is in its memory episode, it is likely to
be stalled, degrading core utilization. Temporal requirements can be a re-
quired worst-case timing, a required best-case timing, or both. In dataflow
programs, finding worst-case and best-case traversal times (worst-case/best-
case latency) for a chain of dataflow tasks is an important issue to define the
real-time properties of a given application. This need makes data-dependent
behavior of tasks, separation between communication and computation, and
periodic task model properties already mentioned in section 1.2 very useful.
It would then be possible to accurately derive an exact number of possible
simultaneous (i.e., conflicting) memory requests. This is a fundamental pa-
rameter to derive an accurate estimation of stall cycles of which a processor
can suffer when accessing the shared memory.
1.4 Contributions
To find a solution that meets the application requirements, we must extend
the state of the art in many aspects, including compile-time analysis models,
static scheduling and resource management techniques. This section lists the
main contributions of this thesis. The contributions are discussed in terms of
the illustration of the proposed design and implementation paradigm shown
in Figure 1.2 and detailed as follows:
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• Analytical scheduling frameworkWe propose a comprehensive sche-
duling framework, including an input dataflow language (ΣC language
[Goubier 2011]), a programming model, and a compilation flow, that al-
lows generating from an acyclic CSDF graph a set of real-time self-timed
periodic tasks. In STP, actors are no longer strictly periodic but self-
timed assigned to periodic levels. STP scheduling can be modeled by
replacing the period of each actor under periodic scheduling by its worst-
case execution time. Then, it retains some of the performance and the
flexibility of self-timed schedule, in which execution times of actors need
only be estimated and, at the same time, makes use of the fact that peri-
odic schedule captures the timing aspects. Then, combining both mod-
els, as demonstrated by our proposed framework, enables the designer
to: (1) to schedule the tasks to meet certain performance metrics (i.e.,
throughput and latency) compared to STS; (2) to derive analytically the
scheduling parameters that guarantee the required performance; (3) to
compute analytically the communication overhead induced by resource
sharing to guarantee a safe mapping; and (4) to compute analytically
the minimum buffers size that can guarantee the required performance.
We aim at modeling four types of STP scheduling based on two differ-
ent granularities naturally offered by Cyclo-Static dataflow model: 1)
Coarse-Grained description which considers instances of actors; and 2)
Figure 1.2: Implementation Paradigm
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Fine-Grained description which considers smaller components (i.e., sub-
tasks of actors) the actors are composed of. For both granularities, we
use an implicit-deadline periodic model, i.e. Strictly Periodic Schedule
(SPS), and a constrained-deadline periodic model.
• Temporal specifications We show that a static self-timed periodic
schedule can always be found using the repetition vector of the CSDF
graph (i.e., a basic property). A repetition vector can be computed using
different tools such as SDF 3 tool [Stuijk 2006]. Accordingly, the frame-
work computes the parameters (i.e., self-timed periods, start times, and
deadlines) of the tasks corresponding to the graph actors. Then, we
determine tight worst-case bounds on actor firing times and finishing
execution times.
• Mapping and communication specifications Mapping specifica-
tions associate each task with a given periodic level, according to prece-
dence constraints. It also associates each task to a core on which it
runs. Once the STP model is applied, it is then possible to derive an
upper bound for the number of possible simultaneous accesses to mem-
ory. The solution proposed in this thesis uses this parameter in a new
analytical communication performance model, for the Kalray MPPA-256
architecture, that allows for easy and intuitive expression of worst-case
and best-case communication costs of collective communication opera-
tions and for each STP period. The communication cost is divided into
three components: (1) transfer delay; (2) synchronization cost; and (3)
arbitration cost. The resulting parameters can be integrated and the
application can then be optimized and remapped to allow for better
performance while respecting timing constraints.
• Performance analysis We have developed techniques to analyze la-
tencies and throughputs on the self-timed periodic execution of CSDF
graphs.
• Minimum buffers size analysis The final challenge is that state-of-
the-art algorithms that compute the buffer capacities needed to guar-
antee satisfaction of timing constraints for cyclo-static dataflow have
an exponential complexity in the size of the cyclo-static dataflow graph
[Stuijk 2008]. In this thesis, we construct an algorithm with a low com-
plexity to compute the minimum buffer sizes for the communication
channels such that a valid periodic schedule is guaranteed to exist.
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1.5 Organization of this Dissertation
The rest of this dissertation is organized as follows:
• Chapter 2 presents an overview of basic and advanced topics of parallel
computing, e.g dataflow models and scheduling theory. This overview
is necessary to understand the subsequent chapters.
• Chapter 3 presents the key contribution of this dissertation: a scheduling
framework for streaming programs.
• Chapter 4 presents the proposed analytical communication model and
temporal analysis aspects.
• Chapter 5 presents the results of an evaluation of the proposed schedul-
ing framework and design flow. It is performed through a set of experi-
ments.
• Chapter 6 ends this dissertation with conclusions and suggestions for
future work.
Chapter 2
Setting The Stage
The human mind has first to construct forms,
independently, before we can find them in things.
Albert Einstein
Contents
2.1 Dataflow Models of Computation . . . . . . . . . . . . 17
2.1.1 Definition of Dataflow Theory . . . . . . . . . . . . . . 17
2.1.2 Different Dataflow Model Types . . . . . . . . . . . . 18
2.2 Languages For Streaming Applications . . . . . . . . . 22
2.2.1 StreamIt . . . . . . . . . . . . . . . . . . . . . . . . . . 24
2.2.2 ΣC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
2.3 Scheduling and Resource Management Strategies . . 29
2.3.1 Related Works . . . . . . . . . . . . . . . . . . . . . . 29
2.3.2 Timed Graph . . . . . . . . . . . . . . . . . . . . . . . 34
2.3.3 Valid Schedules . . . . . . . . . . . . . . . . . . . . . . 36
2.3.4 Self-Timed Schedules (STS) . . . . . . . . . . . . . . . 40
2.3.5 Static Periodic Schedule (SPS) . . . . . . . . . . . . . 42
2.3.6 Monotonicity . . . . . . . . . . . . . . . . . . . . . . . 43
2.4 Runtime Support Libraries . . . . . . . . . . . . . . . . 43
2.5 The Temporal Analysis Model, Algorithms and Tools 45
2.5.1 Throughput Analysis . . . . . . . . . . . . . . . . . . . 46
2.5.2 Latency Analysis . . . . . . . . . . . . . . . . . . . . . 49
2.5.3 Throughput/Latency-resource trade-off . . . . . . . . . 51
2.5.4 Models of Communication . . . . . . . . . . . . . . . . 53
2.6 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . 55
16 Chapter 2. Setting The Stage
Consumers typically have high expectations about the quality delivered bycommunication and digital signal processing (DSP) systems that play in-
creasingly important roles in our daily life, such as cellular phones, and many
types of audio, image and video processing devices. These real-time mul-
tiprocessor systems are a combination of hardware (e.g., micro-controllers,
programmable digital signal processors (PDSPs), application specific inte-
grated circuits (ASICs), and other types of embedded processors) and soft-
ware (e.g., embedded operating systems, drivers, etc.) designed jointly to
provide dedicated functionalities. Software has become a very important com-
ponent in modern embedded systems. The amount and complexity of software
that is running has increased dramatically over the last decades. According
to [Ebert 2009], the volume of embedded software is increasing by 10 to 20
percent per year depending on the domain. Compound this with the rapid
increases in computer power through parallelism (e.g. massively parallel ar-
chitectures), add the growing complexity of applications themselves, and it
is easy to see why software is becoming more expensive with an increased
number of potential defects.
Today, it is possible to express parallelism in a number of different ways,
each applicable to only a subset of programs. One of the most important
aspects of parallel computing is its close relation to the underlying hardware
and programming models. Typical questions in the filed are: What do we need
in programming languages? Why the performance is not what I had expected?
How can I design a parallel algorithm? It is a distributed or shared memory
system? These questions are indeed important and define precisely what we
Figure 2.1: Overview of a software framework design for mapping and vali-
dating dataflow applications on parallel architectures.
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mean by a Software Framework. The answers to these questions can be found
in all software related concepts and components that are required in order to
program, compile and run applications on the hardware platform. An exam-
ple of a software framework for mapping and validating dataflow applications,
depicted in Figure 2.1, describes the different steps to map dataflow applica-
tions into target platforms. These steps are detailed in the following sections:
1. Model-of-Computation (MoC)
2. Programming language
3. Scheduling and resource management strategy
4. Application runtime support libraries ( e.g. for actors, for communica-
tion and synchronization between tasks)
5. Temporal analysis model, algorithms and tools
6. Compilation/mapping algorithms and tools
7. Interfaces to the external world
This chapter is a survey of basic and advanced topics to understand par-
allel computing. We start by a discussion about the existing scheduling and
resource management strategies. This is followed by the specification of the
overall software framework requirements. As a result, the reader should be-
come more confident in the fundamental and technical aspects of the proposed
solution, with a clear idea of the problems addressed in the following chapters.
2.1 Dataflow Models of Computation
2.1.1 Definition of Dataflow Theory
This subsection gives a summary to introduce the dataflow definitions. A
comprehensive introduction to dataflow modeling is included in [Sriram 2009].
Dataflow modeling expresses an application as a set of tasks and their prece-
dence constraints determined by data dependencies. Figure 2.2 shows an
example of a directed dataflow graph, where each arc is annotated with the
number of tokens produced and consumed by the incident nodes. The graph
is depicted in a diagrammatic form as a set of nodes (actors) where some
pairs of nodes are connected by edges (communication channels). Nodes can
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Figure 2.2: A directed dataflow graph.
only affect each other by passing tokens (data) via edges. A token can also
be considered as a synchronizing communication object: an actor cannot be
executed prior to the arrival of its input tokens. Accordingly, this approach
is called a data-driven approach to computation. In this context data-driven
means that computational units, i.e. nodes or actors, can only fire when they
are scheduled and eligible to fire, i.e. enough tokens exist on their inputs.
Hence, they require FIFO buffers on their input ports to save incoming data
until they satisfy a firing rule. They also require FIFO buffers on their output
ports to save produced data whenever they will be consumed later.
2.1.2 Different Dataflow Model Types
Dataflow models enable a natural visual representation exposing the paral-
lelism [Bamakhrama 2014, Sriram 2009]. The choice of a MoC depends on
the field of application. Some are focusing on the reactivity of the system
while others describe more data paths. Models of computation differ in their
expressiveness, succinctness, analyzability, decidability and implementation
efficiency. Expressiveness is the capability of representing program behav-
ior. Succinctness indicates how compact these models are. For example, the
behavior of an H.263 decoder can be modeled with a synchronous dataflow
model (SDF) consisting of 4 actors. Alternatively, the same behavior can be
modeled with an homogeneous dataflow (HSDF) model containing 4754 ac-
tors [Stuijk 2007]. So, SDF model is always more succinct than HSDF model.
The analyzability of a MoC is determined by the availability of analysis algo-
rithms. It is clear that there is a trade-off involved between the expressiveness
and the succinctness of a model as opposed to its analyzability potential, as
shown in Figure 2.3.
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Figure 2.3: Analyzability, expressiveness and decidability for the mostly used
dataflow MoCs.
Kahn Process Networks An early model of computation aiming at spec-
ifying parallel programs was firstly introduced by G. Kahn in [Kahn 1974] and
subsequently referred to as Kahn Process Network (KPN). This kind of model
describes an algorithm as a network of actors connected by unbounded FIFO
buffers (channels) that carry data tokens. Channels in KPN are restricted
to a single reader and writer each with a blocking write and non-blocking
read. Writing is non-blocking because the channel size is considered as in-
finite so it always succeeds and does not stall the process. Reading from
a channel is blocking if a process that reads from an empty channel stalls
and can only continue when the channel contains sufficient data items (to-
kens). KPN represents the largest class of deterministic dataflow process
networks [Degano 2003]. A process network is deterministic if its input and
output behavior can be expressed as a function (i.e., the history of tokens
produced on the communication channels does not depend on the execution
order). A KPN is Turing complete because questions of termination and
bounded buffering are undecidable. Furthermore, it is harder to analyze than
more restricted models such as Synchronous Dataflow (SDF) models.
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Synchronous Dataflow (SDF) is a model first proposed by Edward A.
Lee in [Lee 1986]. In SDF, all nodes are synchronous. A synchronous node
means that consumption and production rates do not change during runtime
and can be represented by a constant number each time a node fires. Since
input/output behavior is independent from the internal state of the node
and input token value, an SDF graph can be statically scheduled over one
or many processors at compile time. SDF has also the advantage that algo-
rithms expressed as consistent SDF graphs can always be converted into an
implementation that is guaranteed to take finite time to complete all tasks
and to use finite memory usage. An SDF graph will be then executed repeat-
edly without requiring additional resources (i.e. liveness and boundedness
property [Ghamarian 2006b]). To allow further compile-time analysis, the
Homogeneous Synchronous Dataflow (HSDF) [Lee 1986] model restricts the
expressiveness of the SDF graph by associating to each input/output port a
consumption/production rate equal to 1. Every SDF graph can be converted
to its equivalent HSDF graph, but the size of the resulting HSDF graph may
be much larger than the original SDF graph [Pino 1995].
Cyclo-Static Dataflow In this thesis, we focus on Cyclo-Static Dataflow
(CSDF) model [Bilsen 1995]. CSDF generalizes SDF by allowing the num-
ber of tokens consumed and produced by an actor to vary from one firing
to the next in a cyclic pattern. In Figure 2.4, we show the CSDF graph of
an MP3 application. In this model, every node has an execution sequence
that makes it possible to predict exactly how many tokens are consumed and
produced at a specific iteration. Hence, it can provably run without locks
and for well-formed applications (detectable at compilation time) in finite
and statically-known memory. That is, there are mathematical methods to
schedule nodes at compile time (statically) and to calculate minimum buffers
size needed to run the model indefinitely (i.e an indefinite number of itera-
tions). In order to construct an indefinitely repeating finite-length schedule,
only graphs satisfying the structural property of consistency [Lee 1991] are
of interest. Inconsistent graphs either deadlock or need unbounded channel
capacities (i.e. inconsistencies can lead to accumulation of tokens in mem-
ory). Another important aspect in the CSDF MoC, actors may be atomic
(coarse-grained) or have a finer granularity by exploiting sub-tasks of actors.
We will see in Chapter 3, how such a property could be very interesting to
optimize scheduling policies.
HSDF, SDF, and CSDF MoCs have a number of limitations: they cannot
express dynamism or allow branching. Hence, it is not possible to model data-
dependent behavior in any of the MoCs discussed so far. The following MoCs
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Figure 2.4: CSDF graph of an MP3 application. The numbers between brack-
ets represent the cyclically changing sequence of consumed and produced to-
kens during each firing of actors.
have some descriptive power (e.g. branching is permitted) in exchange for
properties that enable automated analysis.
Parametrized SDF Firstly presented in [Bhattacharya 2001], Parametri-
zed Synchronous Dataflow (PSDF) allows data-dependent, dynamic DSP sys-
tems to be modeled in a natural and intuitive fashion. This model allows
sub-system (sub-graph) behavior to be controlled by a set of parameters that
can be configured dynamically; they can either configure sub-system behavior
by modifying production/consumption rates on interfaces or configure the be-
havior by passing parameters to the sub-system actors. However, its dynamic
reconfigurability of graphs weakens the analyzability of SDF, so that PSDF
may suffer from run-time overhead. Its major advantage is that the param-
eterized framework can be incorporated into many of the existing dataflow
models that have a well-defined notion of a graph iteration (invocation), e.g.
cyclo-static dataflow (CSDF), and Boolean Dataflow (BDF), to increase their
expressive power.
Boolean Dataflow The Boolean Dataflow (BDF) model, introduced by
[Lee 1991] and studied extensively by Bucker in [Buck 1993], is a generaliza-
tion of SDF in which data control execution is envisaged. Static and dynamic
actors are used in the BDF model; it extends SDF with a branching struc-
ture traditionally made up of a switch and a select construct. The switch
copies the data it reads from its input to one of its outputs based on the
value of a boolean control token. The select reads data from one of its inputs
based on the value of a control token and copies these data to the output.
The data-dependent behavior makes it impossible to construct a static-order
schedule for a BDF graph. Therefore, a major inconvenient of BDF is that a
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run-time scheduling mechanism must be used when implementing an applica-
tion which makes the implementation of a BDF graph less efficient than any
of the MoCs mentioned before. Furthermore, fundamental properties such
as deadlock freeness or bounded channels size are not decidable. Neverthe-
less, an approximate analysis for BDF networks is possible [Sirdey 2010]. The
Dynamic Dataflow (DDF) domain is a superset of the Synchronous Dataflow
(SDF) and Boolean Dataflow (BDF) domains. But, in the DDF domain, an
actor could change the production and consumption rates after each firing.
Scenario-Aware Dataflow Introduced in [Theelen 2006], Scenario-Aware
Dataflow (SADF) is another dataflow MoC which enables modeling and anal-
ysis of data-dependent behavior with the concept of scenarios. Such scenarios
denote different modes of operations in which resource requirements can differ
considerably. Thus, actors are data-dependent and controlled with a control
actor. This implies that SADFG and BDFG can both model the same behav-
ior. However, SADFG is often more compact than BDFG and allows the mod-
eling of more complex control structures [Stuijk 2007]. In fact, the scenario
concept enables to coherently capturing the variations in behavior of different
processes in a streaming application. SADFG can be partially scheduled at
design-time and must partially be scheduled at run-time. Thereby, correct-
ness and performance properties, e.g. absence of deadlock and throughput,
are still analyzable at design time.
Other less known dataflow models of computation exist, e.g. Reactive Pro-
cess Networks (RPN) [Geilen 2004], Scalable Synchronous Dataflow (SSDF)
[RPZ 1993], and Synchronous piggybacked dataflow (SPDF) [Park 1999], but
are not described in this thesis.
2.2 Languages For Streaming Applications
Visual programming languages play an important role to simplify the work
of programmers in a tool that, due to its simplified interface, can help for
rapid prototyping and implementation of certain systems. They are also
known to ease end-user programming, where the user of an application is
able to modify the behavior of the application. Many languages provide
such capabilities. The two most important languages developed in the early
days of dataflow machines were Val [Acherman 1979], which later became
SISAL [Laboratory 1985], and Id [Arvind 1982], which later became Id Nou-
veau [Nikhil 1986]. SISAL, acronym for Streams and Iteration in a Single
Assignment Language, is a text-based functional and dataflow programming
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language. It intended to compete in performance with Fortran while using
the dataflow model to introduce parallel computation in the first multi-core
machines. SISAL’s compiler is able to distribute computation between nodes
in an optimized way in order to increase performance. The management of the
internal dataflow is fully automatic; the compiler is responsible for creating
both the nodes and the connections between them. At runtime, each node is
executed by an independent thread that is always either running or waiting for
data to reach the node. Another interesting and important synchronous lan-
guage is Lucid [Ashcroft 1975], which is distinguished by the use of identifiers
to represent streams of values. A one-dimensional stream does not represent
a unique variable in the memory but might represent an infinite sequence of
values; Lucid also supports streams of higher dimension. Accordingly, classic
operators, e.g. ” + ”, are extended to infinite sequences.
Synchronous languages have a formalism close to that of data streams. A
synchronous program is a non-terminating sequence of reactions. The syn-
chronous hypothesis is that each reaction is atomic and can be seen as in-
stantaneous. This allows to see the execution of a synchronous program as
a sequence of discrete events, associated with an activation clock. The dis-
tance between these events does not need to be constant when interpreting
the notion of a clock. However, the ordering of events is defined with respect
to the ticks of the activation clock. The times at which these ticks occur
are determined by the environment of the program. Esterel [Boussinot 1991],
Lustre [Halbwachs 1991], and Signal [LeGuernic 1991] are the most important
examples of synchronous languages. Although synchronous languages are dual
to dataflow models, they are especially suitable for modeling real-time reactive
systems while dataflow presupposes regular communication between consumer
and producer (dataflow has queues that buffer tokens). A reaction of a syn-
chronous program is required to finish before the next tick of the activation
clock while there is no such requirement for a dataflow actor. Instead, buffer-
ing allows subsequent firings to compensate for each others firing durations.
It is not clear how this behavior can be expressed in synchronous languages.
Today, parallel architectures have led to renewed interest in dataflow lan-
guages. These latter are developed to facilitate the input of actor networks
by the programmer and to support him via means of tailor-made syntax and
semantics. Many dataflow languages have been proposed to develop parallel
applications. The following presents two languages that we use in the pro-
posed software framework.
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2.2.1 StreamIt
StreamIt is a language, from the Massachusetts Institute of Technology, in-
tended to simplify the coding of signal processing and other streaming applica-
tions based on SDF model. This section provides an overview of the language
as described in [Thies 2010]. For a complete overview the interested reader
can refer to the projects homepage [str 2014].
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Figure 2.5: Stream graph for the DCT application.
In StreamIt, the programmer constructs a stream graph, containing blocks
with a single input and a single output, and describes the function of the
atomic blocks and the structure of composite blocks. The compiler generates
code for each block, and applies optimizations to the stream graph in order to
produce efficient code for the target architecture. The current implementation
of the StreamIt compiler translates the StreamIt code to Java code, which can
then be either run against a Java library or compiled to C code and linked
with a runtime library. Since the compiler can reconstruct the stream graph,
it can combine adjacent filters, or split computationally intensive filters into
multiple parts, or duplicate filters to have more parallel computation. In fact,
each StreamIt program is a graph of independent filters and each filter has
an atomic execution step with known input/output rates. Accordingly, Filter,
Pipeline, SplitJoin, Feedback Loop, and Teleport Messaging are basic concepts
to create a StreamIt program.
Listing 2.1 shows a snippet of StreamIt code used for transforming a 2D
signal from the frequency domain to the signal domain using an inverse Dis-
crete Cosine Transform (DCT). Figure 2.5 shows a graphical representation
of the same code. The example code in Listing 2.1 describes four principal
filters composed in a pipeline. Two split-join filters pairs connect the atomic
operators iDCT4x4_1D_row_fast and iDCT4x4_1D_col_fast_fine. Each
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operator has a work function that processes streaming data. To simplify the
listing, we have elided the bodies of the work functions. When writing a
work function, a programmer must specify the pop and push rates for that
function. The pop rate declares how many data items from the input stream
are consumed each time an operator executes. The push rate declares how
many data items are produced. When all pop and push rates are known at
compilation time, a StreamIt program can be statically scheduled. To access
the data items that are popped and pushed, StreamIt provides built-in pop()
and push() functions, such as the one that appears in the Listing 2.1. These
functions implicitly read from an input stream or write to an output stream.
Listing 2.1: Source code of StreamIt DCT application depicted in Figure 2.5
/** Transforms a 2D signal from the frequency domain to the signal domain
* using a FAST inverse Discrete Cosine Transform.*/
int->int pipeline iDCT4x4_2D_fast_fine() {
add Source(4);
add iDCT4x4_1D_X_fast_fine();
add iDCT4x4_1D_Y_fast_fine();
add Printer(4);}
/** Splitjoin filter
*/
int->int splitjoin iDCT4x4_1D_X_fast_fine() {
split roundrobin(4);
for (int i = 0; i < 4; i++) {
add iDCT4x4_1D_row_fast();
}
join roundrobin(4);}
int->int splitjoin iDCT4x4_1D_Y_fast_fine() {
split roundrobin(1);
for (int i = 0; i < 4; i++) {
add iDCT4x4_1D_col_fast_fine();
}
join roundrobin(1);}
/** Operator
*/
int->int filter iDCT4x4_1D_row_fast() {
work pop 4 push 4 {
/* details elided */
}}
int->int filter iDCT4x4_1D_col_fast_fine() {
work pop 4 push 4 {
/* details elided */
}}
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2.2.2 ΣC
The ΣC programming model, designed at CEA Embedded Real-Time Systems
Lab [Goubier 2011], is intended to simplify the coding of CSDF streaming ap-
plications. It is based on building networks of connected agents. An agent is
an autonomous entity, with its own address space and thread of control, that
ensures distribution of data and control, as well as interactions with external
devices. Data distribution agents are Split, Join (distribute or merge data
in a round-robin fashion over their output ports / their input ports respec-
tively), Dup (duplicate input data over all output ports) and Sink (consume
all data). It has an interface describing a set of ports, their direction, the type
of accepted data and a behavior specification describing the behavior of the
agent as a cyclic sequence of transitions with consumption and production of
specified amounts of data on the ports listed in the transition. A subgraph is
a composition of interconnected agents and it has an interface and a behav-
ioral specification too. The content of the subgraph is entirely hidden and all
connections and communications are done with its interface. Recursive com-
position is possible and encouraged; an application is in fact a single subgraph
named root. The directional connection of two ports creates a communication
link, through which data are exchanged in a FIFO order with non-blocking
write and blocking read operations (i.e. the link buffer has enough capacity).
An application is a static dataflow graph, which means that there is no agent
creation or destruction, and no change in the topology during the execution
of the application. Entity instantiation, initialization and topology building
are performed off-line during the compilation process.
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Figure 2.6: Topology building code, and the associated portion of a ΣC graph,
showing multiple iDCT agents (iDCT) connected to one split (mSplit) and one
join (mJoin) agent.
2.2. Languages For Streaming Applications 27
The ΣC programming language is designed as an extension to C. It adds
the ability to express and instantiate agents and links, to specify behaviors,
communication and API for topology building by using some new keywords
such as agent, subgraph, init, map, interface,. . . but does not add commu-
nication primitives. The communication ports description and the behavior
specification are expressed in the interface section. Port declaration includes
orientation and type information, and may be assigned a default value (if
oriented for production) or a sliding window (if oriented for intake). The
construction of the dataflow graph is expressed in the map section using an
extended C syntax, with the possibility to use loops and conditional struc-
tures. This construction relies on an instantiation of ΣC agents and subgraphs,
possibly specialized by parameters passed to an instantiation operator, and
on the oriented connection of their communication ports (as in Fig. 2.6). All
assignments to an agent state in its map section during the construction of
the application is preserved and integrated in the final executable. Listing 2.2
and Fig. 2.6 show an example of building a dataflow graph in ΣC.
Listing 2.2: Topology building code of a ΣC subgraph
subgraph iDCT4x4_1D_X_fast_fine() {
interface {
in<int> input;
out<int> output;
spec{ {input[4] ; output[4] } };
}
map {
int i;
agent mSplit= new Split<int>(4,2);
agent mJoin= new Join<int>(4,2);
for (i = 0; i < 4; i++) {
agent iDCT= new iDCT4x4_1D_row_fast();
connect(mySplit.output[i], iDCT.input);
connect(iDCT.output, myJoin.input[i]);
}
connect(input, mySplit.input);
connect(myJoin.output, output);
}
}
Exchange functions (in Listing 2.3) implement the communicating behav-
ior of the agent. An exchange function is a C function with an additional
exchange keyword, followed by a list of parameter declarations enclosed by
parenthesis. Each parameter declaration creates an exchange variable mapped
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to a communication port, usable exactly in the same way as any other func-
tion parameter. A call to an exchange function is exactly like a standard C
function call; the exchange parameters being hidden to the caller. An agent
behavior is implemented as in C, as an entry function named start(), which
is able to call other functions as it sees fit, functions which may be exchange
functions or not. Figure 2.7 and Listing 2.3 show an example of an agent dec-
laration in ΣC. As it can be seen, ΣC can create CSDF graphs with cyclically
changing firing rules.
iDCTinput [2,2] output [2,2]
Figure 2.7: The iDCT agent used in Figure 2.6 with one input and one output,
and the associated portion of ΣC graph.
Listing 2.3: The iDCT agent’s ΣC source code
/**
* Transforms a 1D horizontal signal from the frequency domain to the
signal
*/
agent iDCT4x4_1D_row_fast() {
interface {
in<int> input;
out<int> output;
spec{input[2]; input[2] ; output[2] ; output[2] };
}
void step(int qin, int qout) exchange (input peek[qin], output
push[qout]) {
/* details elided */
}
void start() {
step(2, 2);
step(2, 2);
}
}
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2.3 Scheduling and Resource Management Strate-
gies
There has been a great deal of work on developing effective scheduling algo-
rithms. Many of the results in the literature consider different models. In this
section, we survey some of the basic results about scheduling and compare
them taking into account different criteria: (1) static and dynamic schedul-
ing, (2) Communication and interference between processors, and (3) constant
and variable communication overhead.
2.3.1 Related Works
Scheduling and mapping are highly important issues since an inappropriate
strategy can fail to exploit the true potential of the system and can offset the
gain from parallelization. The objective of scheduling is to minimize the com-
pletion time of a parallel application and/or to maximize the execution rate by
properly allocating the tasks to the processors. Multiprocessor scheduling of
dataflow programs conventionally involves a transformation of the graph to its
equivalent Homogeneous SDF (HSDF) form [Moreira 2012, de Groote 2012,
Kwok 1999] in order to fully expose the task and data parallelism. This is
possible because any SDF/CSDF graph can be converted into a functionally
equivalent HSDFG [Lee 1986, Bilsen 1995].
The HSDF expansion transformation produces an exponential increase of
the dataflow graph size. The number of actors and edges in the HSDF equiv-
alent graph is in general not polynomially bounded in the size of the input
graph. Furthermore, for applications in which schedules must be recomputed
or adapted at run-time, it is difficult to dynamically manage an HSDF rep-
resentation in terms of memory space and execution time overhead. This
expansion can thus lead to very slow or memory consuming scheduler perfor-
mance, which limits the effectiveness of design space exploration and other
analysis tasks. In [Zaki 2012], authors reduce this problem and present a
scalable dataflow graph intermediate representation, called Partial Expan-
sion Graphs (PEGs). This allows scheduler construction and exploration
to proceed more effectively compared to operating on fully expanded HSDF
graphs. The major inconvenient of PEG is that it has not a unique expan-
sion which complicate the scheduling task. So, faced with the increasing size
of the instances to be processed, these approaches will be ineffective. For
this reason, several scheduling techniques are based on unexpanded dataflow
graphs [Bamakhrama 2014, Ziegenbein 2000, Goddard 1998, Parks 1995]. Ac-
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cordingly, our approach does so too. The processor scheduling problem is
to map a set of precedence-constrained tasks onto a set of processors. The
scheduling operation is divided into three operations: (1) Assigning nodes to
processors, (2) Ordering of nodes on each processor, and (3) Determining the
exact time interval for node executions. To classify scheduling algorithms,
we use the taxonomy presented in [Lee 1989], which considers four classes,
according to whether assignment, ordering and timing are done at run-time
or at compile-time:
• Fully Dynamic: This schedule incurs the largest run-time overhead be-
cause all three operations are performed at run-time.
• Static Assignment : In static assignment scheduling, nodes are assigned
to processors at compile-time but their ordering and their timing oper-
ations are decided at run-time based on the data availability.
• Self-Timed : In Self-Timed schedule, all operations are done at compile-
time except for the exact firing times of tasks which are decided at
run-time.
• Fully-Static: The fully-static scheduling performs the three operations at
compile-time based on tight estimations of worst-case execution times.
The fully-static strategy cannot be used in practice for several reasons.
Firstly, in general, only upper bounds on execution times are available. They
are not the real values of worst-case execution times. In fact, actors have
variable execution times due to sender-receiver synchronization mechanisms,
communications and contention in shared resources (e.g. buses, memory,
etc). Secondly, it is difficult to guarantee that all processors are always syn-
chronized in multiprocessor systems. As we move from fully-static to fully-
dynamic scheduling, the run-time scheduling activity increases which makes
dynamism better handled. However, disadvantages of dynamic scheduling
include the overhead of making scheduling decisions at run-time and a de-
creased predictability of whether or not all relevant real-time constraints will
be satisfied. Self-Timed scheduling (STS), also known as as-soon-as possible
scheduling, is an attractive implementation style for multiprocessor DSP sys-
tems [Bamakhrama 2014, Bodin 2013, Moreira 2012]. The Self-Timed sched-
ule of a dataflow graph is a schedule where each actor is fired immediately
when there are enough tokens on all of its input edges. Then, it is possible to
achieve optimal throughput and latency. However, the analysis and the opti-
mization of self-timed systems under real-time constraints is challenging due
to the complex, and irregular dynamics of self-timed operations, in addition
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to the high run-time synchronization overhead and initiation times of actors.
In the next chapter, we prove that under STS, we cannot derive sufficient
proofs of predictability.
To cope with this challenge, periodic scheduling is receiving more attention
for streaming applications [Bamakhrama 2014, Bodin 2013, Bouakaz 2012]
with its nice properties, e.g. timing guarantees, temporal isolation [Davis 2011],
and low complexity of the schedulability test. In [Bodin 2013], Bodin et al.
present a characterization of a K-periodic schedule associated with a CSDF.
In a K-periodic schedule, a schedule of Ki occurrences of task i is repeated
every Oi time units. When Ki = 1 for all tasks, we obtain 1-periodic schedules
which are equivalent to the schedules generated using the real-time periodic
task model. Thus, K-periodic schedules serve as a powerful tool to analyze dif-
ferent scheduling policies. However, the realization of such schedules is more
complex than that of the 1-periodic ones. Two algorithms were designed to
approximately solve the evaluation of the maximum throughput of a CSDF
and the buffer sizing with a throughput constraint. However, the throughput
computed for instance with bounded buffers seems to be quite far from the
optimal achieved under Self-Timed schedule [Bodin 2013, Benazouz 2012].
Bouakaz et al. [Bouakaz 2012] propose a model of computation in which
the activation clocks of actors are related by affine functions. That is the
model is called Affine Dataflow (ADF) and extends the CSDF model. Based
on this approach, they proposed an analysis framework to schedule the actors
in an ADF graph as periodic tasks. A major advantage of their approach is
the enhanced expressiveness of the ADF model. For most benchmarks, both
CSDF and ADF achieve the same throughput and latency while requiring the
same buffer sizes. However, in few cases, ADF results in reduced buffer sizes
compared to CSDF [Bouakaz 2012].
In [Benabid-Najjar 2012], the authors studied periodic scheduling of timed
weighted event graph model (TWEG) considered as equivalent to SDF graphs.
They studied the computation and the efficiency of periodic schedules for
TWEGs. They also proved that any acyclic SDF graph can be scheduled as
a set of periodic tasks. For cyclic SDF graphs, they showed that the exis-
tence of a periodic schedule depends on the number of initial tokens in the
graph cycles. They also provided a framework to derive the graph throughput
under a periodic schedule. Compared to [Benabid-Najjar 2012], our frame-
work studies the existence and the efficiency of periodic schedules for acyclic
CSDF graphs, which are more expressive than SDF graphs. Another difference
with our framework, is that authors in [Benabid-Najjar 2012, Bouakaz 2012,
Bodin 2013] do not address issues related to communication between proces-
sors; zero inter-processor communication (IPC) delays are assumed.
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Figure 2.8: A partial taxonomy of the multiprocessor scheduling problem.
Zero IPC delays is not a realistic assumption in multiprocessor scheduling.
When more processors are added to a multiprocessor system, these delays
generally increase due to contention in the interconnection network. As a
result, the intensified IPC will saturate, and even decrease the speedup when
the number of processors exceeds a certain level. Realistic communication
delays need to be considered in multiprocessor scheduling. This problem has
received considerable attention in recent years. Scheduling a multiprocessor
in the presence of IPC delay has two parts: the scheduling of the processors
and/or the scheduling of the communication resources.The following factors
must also be considered in scheduling communication resources:
1. The number of concurrent tasks accessing the interconnection network.
2. How often other tasks are started.
3. What overhead is associated with these starts.
4. The bandwidth of the interconnection network.
5. The routing mechanism, if any, to best exploit the bandwidth of the in-
terconnection network and avoid resource contention.
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Figure 2.8 depicts a partial taxonomy of the multiprocessor scheduling
problem. We see two classes of IPC-conscious scheduling that differ in the
type of information used to bound or to hide the interference from other
tasks. When interference is hidden or reduced, there exists two approaches.
The first one is based on hiding communication latencies whenever possible
by scheduling the communication resources. In [Khandelia 2006], Khandalia
et al. studied the problem of efficiently ordering interprocessor communica-
tion operations in statically scheduled applications on CMP. They present
a method to find a linear ordering of communication actors at compile-time
which would minimize synchronization and arbitration costs, but at the ex-
pense of run-time flexibility. In [Sriram 2009, Sriram 1995], authors proposed
to schedule all communications as well as all computations to eliminate shared
resource contention. Their approach is based on using a hardware central
transaction controller that maintains a predefined schedule of accesses to the
shared memory. Our approach differs from these techniques [Khandelia 2006,
Sriram 2009, Sriram 1995] in: 1) we use the CSDF model, and 2) we do not
impose any constraint on communication operations to allow run-time opti-
mizations.
The second approach encompasses the starvation-free scheduling schemes
and the budget schedulers. The starvation-free scheduling schemes for in-
stance include round-robin, where the interference of any task is independent
of the start frequency of other tasks, but does depend on their execution time.
The budget schedulers are a subclass of the starvation-free scheduling schemes.
A budget scheduler guarantees every task a minimum amount of time in every
interval of time [Wiggers 2009]. In [Moreira 2012], Moreira has investigated
temporal analysis of hard real-time radio programs modeled as SDF graphs.
He proposed a scheduling framework based on TDM combined with static
allocation. He also proved that it is possible to derive a periodic schedule for
the actors of a cyclic SDF graph if and only if the periods are greater than or
equal to the maximum cycle mean of the graph. He formulated the conditions
on the start times of actors in the equivalent HSDF graph in order to enforce
a periodic execution of every actor as a Linear Programming (LP) problem.
Our approach differs from [Moreira 2012] in the following aspects. First, we
use the periodic task model. Second, we do not eliminate interference because
when it is hidden, the interconnection capacity cannot be fully utilized, i.e.
some of the slots go empty in certain frames. Eliminating interferences is a
good way to improve predictability, but this would be at the expense of perfor-
mance in most cases. In [Steine 2009], Steine et al. proposed a priority-based
budget scheduling algorithm that overcomes some of the limitations of TDM.
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When interferences are not eliminated, communications and synchroniza-
tions are managed at run-time. Accordingly, any analysis framework should
provide upper and lower bounds on the performance parameters, e.g. com-
putation, communication, synchronization, and arbitration overhead, under
different scheduling policies. In [Bamakhrama 2014], Bamakhrama presents a
complete framework for computing the periodic task parameters using an es-
timation of worst-case execution times. They assume that each write or read
has constant execution time which is often not true. Our approach is some-
what similar to [Bamakhrama 2014] in using the periodic task model which
allows applying a variety of proven hard-real-time scheduling algorithms for
multiprocessors. However, it is different from [Bamakhrama 2014] in: 1) in
our model, actors are no longer strictly periodic but self-timed assigned to
periodic levels, and 2) we treat variable execution times of actors by defining
upper and lower bounds of communication overheads which vary because of
the contention in shared resources.
2.3.2 Timed Graph
The timed graph is a more accurate representation of the CSDF graph. It
associates a computation time to each sub-task or instance of an actor and
a communication overhead to each set of actors that can be executed simul-
taneously (i.e. as depicted in Figure 2.9(b) for a 3-actors pipeline example).
We consider the Timed graph G = 〈A,E, ω,O〉, where A is a set of actors,
E ⊆ A × A is a set of communication channels, ω gives the worst-case com-
putation time of actors and O is their communication time. The set of actors
is denoted by A = {a1, a2, ..., an}, where each actor represents one function
that transforms the input data streams into output data streams. The com-
munication channels, denoted by E = {E1, E2, ..., Ev}, carry streams of data
and work as a FIFO queue with unbounded capacity. An atomic piece of data
carried out by a channel is called a token. This channel is blocking read but
scheduling ensures this condition is never reached.
An actor ai ∈ A has an execution sequence of τi ∈ N? distinct sub-tasks
that constitute a periodic execution sequence [fi(0), fi(1), ..., fi(τ(i)−1)] which
can be understood as follows: The nth time actor aj is fired, it executes the
code of function fj(n mod τj) and each function is viewed as a sub-task of
actor aj. As a consequence, production and consumption are also sequences
of length τj. The production of actor aj on channel eu ∈ E is a sequence of
constant integers [puj (0), puj (1), ..., puj (τj − 1)]. The nth time actor aj is fired, it
produces puj (n mod τj) tokens on channel eu. The consumption of actor ak on
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Figure 2.9: (a) Acyclic Timed dataflow graph of a 3-actors pipeline example;
(b) Instantiation and decomposition result, the communication overhead is
calculated for each set of actors executed simultaneously.
channel eu ∈ E is a sequence of constant integers [cuk(0), cuk(1), ..., cuk(τk − 1)].
The nth time actor aj is fired, it produces puj (n mod τj) tokens on channel
eu. The firing rule of a cyclo-static actor ak is evaluated as true for its nth
firing if and only if all input channels contain at least cuk(n mod τk) tokens.
Scheduling depends on actors and sub-tasks of actors that can be viewed as
an atomic or a decomposable unit; in the following sections, we prove that
this particular property offered by the CSDF model can be used to optimize
performance.
For a Timed graph G, an execution time vector of G, denoted by −→ω ∈ NN ,
is a vector such that ωi ∈ −→ω is the worst-case computation time (WCET)
of actor ai ∈ A. Similarly, a communication time vector of G, denoted by−→
O ∈ NN , is a vector such that Oli ∈
−→
O is the communication cost of each
set of actors executed simultaneously in Level li. In fact, actors are assigned
to levels according to their precedence constraints such that actors of level li
(period i) are executed after the actors of level li−1. Our strategy is based
on analyzing the temporal behavior of simultaneously executing actors and to
take the worst-case scenario about the communication overhead caused by the
exchange of data between processors and the arbitration of access to shared
resources.
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2.3.3 Valid Schedules
One of the most important properties of the CSDF model is the ability to
derive at compile-time a schedule for the actors. Compile-time scheduling has
been an attractive property of these dataflow models because it removes the
need for a run-time scheduler. In order to derive a compile-time schedule for
a CSDF graph, it has to be both consistent and live. A timed graph G is said
to be live if and only if a deadlock-free schedule can be found.
Definition 2.1 (Valid Static Schedule) : Given a connected CSDF graph
G, a valid static schedule for G is a schedule that can be repeated infinitely
on the incoming sample stream and where the amount of data in the buffers
remains bounded. A vector →q = [q1, q2, ..., qn]T , where qj > 0, is a repeti-
tion vector of G if each qj represents the number of invocations of an actor
aj in a valid static schedule for G. A CSDF graph is called consistent if and
only if it has a non-trivial repetition vector. For a consistent graph, there
is a unique smallest non-trivial repetition vector which is designated as the
repetition vector of the CSDF graph [Lee 1991].
Inter-iteration parallelism A repetition vector represents the number
of actors firings that bring the graph back to its initial state of tokens dis-
tribution. Thus, for many well formed CSDF graphs, the execution can be
divided into finite iterations. In order to exploit inter-iteration parallelism
more effectively, J iterations can be scheduled together, where J represents
the unfolding factor of G, as depicted in Figure 2.10. If the graph is unfolded
J times, each actor ai is executed Ji = J ∗ qi times.
Figure 2.10: (a) Inter-iteration parallelism is not exploited for the 3-actors
pipeline example depicted in Figure 2.9(a); (b) Inter-iteration parallelism is
exploited and J > 1.
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Figure 2.11: Timed CSDF graph of the MP3 application.
Theorem 2.1 (Repetition Vector) : In a CSDF graph, a repetition vec-
tor →q = [q1, q2, ..., qn]T is given by [Bilsen 1995]:
→
q = P · →r (2.1)
P =

τ1 0 0 0 0
0 τ2 0 0 0
0 0 ... 0 0
0 0 0 τn−1 0
0 0 0 0 τn
 , with Pjk =
{
τj, if j = k
0, otherwise
and, →r = [r1, r2, ..., rn]T , where ri ∈ N?, is a solution of the balance
Equation:
Γ · →r = 0 (2.2)
A topology matrix Γ specifies the connections between edges in directed
multi-graphs. In one representation, the row entries are the edges in the graph,
and the column entries are the actors in the graph. As an example of this
edge-vector topology matrix, a matrix entry Γui would be 0 if edge eu does
not connect to actor ai, pi if actor ai is the source actor of edge eu, and −ci
if actor ai is the sink actor of eu:
Γui =

pi, if actor ai produces on channel eu
−ci, if actor ai consumes from channel eu
0, otherwise
(2.3)
Since CSDF graphs have cyclically changing consumption and production
rates, they are also characterized by another topological square matrix P that
38 Chapter 2. Setting The Stage
specifies the length of each actor cycle in the graph. The row and the column
entries are the actors in the graph. As an example of this cycle-length topology
matrix, a matrix entry Pii would be τi if the consumption or the production
rates of ai change τi times in each instance of actor ai.
Example 2.1 For the CSDF graph shown in Figure 2.11
Γ =

16 −8 0 0 0
8 0 −4 0 0
0 8 0 −4 0
0 0 4 −2 0
0 0 0 2 −2
 ,
−→r =

1
2
2
4
4
 ,
−→
P =

3 0 0 0 0
0 2 0 0 0
0 0 2 0 0
0 0 0 2 0
0 0 0 0 2
 ,
−→q =

3
4
4
8
8

A valid schedule of G is defined as the set of firing times that correspond
to an admissible schedule. In [Moreira 2012, Govindarajan 1993], a theorem
that states sufficient and necessary conditions for a valid schedule assuming
constant execution times in a SDF graph is given:
Theorem 2.2 (Valid Schedule of SDF graph) : Any schedule of a Syn-
chronous Dataflow (SDF) graph is valid if and only if for any edge e i y j in
the graph and for any invocation k ∈ N:
start(j, k) > start(i,
⌈
(k + 1) · cj − di,j − pi
pi
⌉
) + ωi (2.4)
For an edge e i y j, cj denotes the number of tokens consumed and pi
denotes the number of tokens produced on that edge. di,j is the total number
of tokens already present on e i y j before actor aj starts firing. ωi is the
worst-case execution time of ai (i.e., producing task). For CSDF graphs, the
firing rules change because actors have instances (invocations) and sub-tasks
that fire cyclically.
Theorem 2.3 (Valid Schedule of CSDF graph) : Any schedule of a
CSDF graph is valid if and only if for any edge e i y j in the cyclo-static
dataflow graph, for any invocation k ∈ N and for any sub-task aτj , ∀ τ ∈
[1, ..., τj] of actor aj:
start(j, k, τ) > start(i, k + kε, τε) + ωi (2.5)
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where, kε is defined as:
kε =
{
(
∑τ
x=1 c
x
j ) div (pi + di,j) , if (
∑τ
x=1 c
x
j ) mod(pi + di,j) 6= 0
(
∑τ
x=1 c
x
j ) div (pi + di,j)− 1 , otherwise
(2.6)
di,j are the tokens already present on buffer(i, j). τε is the smallest integer
that can verify the following Equation:
(
∑τε
x=1 p
x
i ) + di,j −
∑τ−1
x=1 c
x
j
cτj − kεpi
≥ 1 (2.7)
Proof 2.1 The firing rule of each actor does not allow precedence constraints
to be violated. Actor aj starts execution at time t if and only if the number
of tokens stored on Buffer(i, j) of edge e i y j is greater than or equal to the
number of consumed tokens for actor aj.
start(j, k, τ) = t ⇔ buff(i, j) ≥ cτj (2.8)
The number of tokens stored on buffer buff(i, j) of edge e i y j should be
greater than or at least equal to the number of consumed tokens for actor aj.
Since CSDF is monotonic:
buff(i, j) v buff’(i, j) =⇒ start(j, k, τ) ≥ start(j, k′, τ ′), ∀ k′ ≥ k (2.9)
The FIFO property of communication buffers suggests that two consecu-
tive executions of an actor will always produce output tokens in the order of
their firing. FIFO ordering of tokens can be maintained, if each actor has a
constant execution time, or has a self cycle with one token:
start(j, k, τ) ≥ end(i, k′, τ ′) (2.10)
it follows that:
start(j, k, τ) ≥ start(i, k′, τ ′) + ωi, ∀ ωi ∈ R∗ (2.11)
Let k′ = k + kε and τ ′ = τε. kε and τε are obtained using Formulas (2.6)
and (2.7).
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2.3.4 Self-Timed Schedules (STS)
The fully-static approach introduced in the previous sections cannot be used
when actors have variable execution times: the precise knowledge of actor ex-
ecution times is required to guarantee sender-receiver points of synchroniza-
tion defined at compile-time. Self-Timed Schedule (STS) is the obvious
strategy that solves this problem by introducing explicit-synchronization at
points defined at run-time whenever processors communicate. In this strategy,
each actor is fired immediately when the corresponding firing rule is satisfied.
Therefore, the schedule can automatically compensate for certain variations
in execution times. For example, if one actor finishes execution earlier than
expected, the following actor can fire immediately, as long as its firing rule is
satisfied. Compared to using worst-case execution times, Self-Timed schedul-
ing will always do at least as well. We illustrate in Figure 2.12 the STS applied
to the MP3 application shown in Figure 2.11, and we assume that the number
of processor is greater than or equal to the number of actors in the graph.
The first iteration needs 48 units of time to complete.
For the Self-Timed schedule (STS) case, we have no guaranteed informa-
tion about the time at which processors can communicate. This strategy is
robust with respect to changes in execution times of actors, because sender-
receiver synchronization is performed at run-time and ordering is specified at
compile-time. However, ST strategy implies higher Inter-Processor Communi-
cation (IPC) costs compared to other static strategies (e.g., periodic schedule)
Figure 2.12: The Self-Timed execution of the CSDF example depicted in
Figure 2.11.
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because of the need for synchronization in addition to the arbitration costs 1.
Unless a special hardware for run time flow control [Sriram 2009] or a central
transaction controller that maintains a predefined ordered access to shared
memory is employed, it is very difficult to derive communication overhead
for such a schedule because the synchronization points are temporally unpre-
dictable and worst-case execution times of actors are just upper bounds of
estimates.
In [Moreira 2012], authors proved that the start times of actors in any
valid schedule with worst-case firings must be later or equal to the start times
given by the worst-case self timed schedule since firings happen as early as
possible. The Worst-Case Self-Timed Schedule (WCSTS) of a dataflow graph
is a schedule where every actor ai takes ωi units of time to execute. Note
that, in [Moreira 2012, Moreira 2007], authors concluded that the WCSTS of
an SDF graph is unique. It implies that the WCSTS of a CSDF graph is also
unique since any CSDF graph can be converted to its equivalent SDF graph.
Each actor ai ∈ G = (A,E) is associated with four sets:
• The predecessors set, denoted by prec(ai), and given by:
prec(ai) = {aj ∈ A : ∃ ein = (aj, ai) ∈ E} (2.12)
• The successors set, denoted by succ(ai), and given by:
succ(ai) = {aj ∈ A : ∃ eout = (ai, aj) ∈ E} (2.13)
• The input channels set, denoted by In(ai), and given by:
In(ai) = {e ∈ E : e = (aj, ai),∀aj ∈ A}, (2.14)
• The output channels set, denoted by Out(ai), and given by:
Out(ai) = {e ∈ E : e = (ai, aj), ∀aj ∈ A}, (2.15)
In STS, the start times of actors occur as soon as all their precedence
constraints are met. We assume that the produced tokens of a given actor are
only available to the consumer when the corresponding actor execution has
been completed.
1For the arbitration of the shared communication resources case
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That is, for a given actor ai ∈ A, the start time of sub-task τ of the kth
invocation in the worst-case Self-Timed schedule is:
start(ai, k, τ) = max
aj∈prec(ai)
(start(aj, k + kαj , ταj) + ω
αj
j ) (2.16)
kαj and ταj are defined according to Formulas (2.6) on page 39 and (2.7)
on page 39. ωαjj is the worst-case execution time of sub-task αj of actor aj.
According to Formula (2.16), actor aj can fire if and only if kαj invocations
and ταj sub-tasks of its predecessors aj have been executed.
2.3.5 Static Periodic Schedule (SPS)
A Static Periodic Schedule of a Cyclo-Static Dataflow graph is a schedule
such that, ∀ ai ∈ A, ∀ k > 0, ∀τ ∈ [0, ..., τi] :
start(ai, k, τ) = start(ai, 0) + φ× k + λi × τ, (2.17)
where λi is the period of actor ai ∈ A. Vector
→
λ = [λ1, λ2, ..., λn] is the
period vector of actors ai ∈ A and φ is an equal iteration period for every
complete repetition of all the actors.
Theorem 2.4 (Period vector) : For a Cyclo-Static consistent and acyclic
dataflow graph, it is possible to find an SPS schedule (Implicit Deadline Peri-
odic (IDP) task model) if and only if
→
λ is given by a solution to the following
Equations [Bamakhrama 2014]:
φ = q1λ1 = q2λ2 = ... = qn−1λn−1 = qnλn, (2.18)
and,
→
λ − →ω ≥ →0 (2.19)
where →q = [q1, q2, ..., qn] is the basic repetition vector of G. It means that,
in every period φ, actor ai is executed qi times. The minimum solution
→
λ to
both equations, is given by:
λmin,i =
Q
qi
⌈
η
Q
⌉
, ∀ ai ∈ A (2.20)
such that Q = lcm(q1, q2, ..., qn) (lcm denotes the least-common-multiple
operator) and η = max
ai∈A
(ωiqi).
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Remember that according to Equation (2.16), we know that every edge
end(i, j) in the graph imposes a precedence constraint that should be re-
spected for an admissible SPS. Notice that an SPS schedule enforces period-
icity between the different sub-tasks of each actor and between the different
invocations of each actor. Timing constraints are basically set by assigning
deadlines to the actors. Restrictive models have been studied in the literature.
In implicit-deadline periodic (IDP) (strictly periodic schedule) systems, each
task has its relative deadline equal to its period. In a constrained-deadline
periodic (CDP) system, every task has a deadline not larger than its period.
2.3.6 Monotonicity
A function F: Sm → Sn is monotonic iff :
s v s′ =⇒ F (s) v F (s′) (2.21)
This means that if an input sequence s is extended with additional tokens
appended to the end to get s′, then the output F (s) can only be changed by
extending it with additional tokens to get F (s′). The temporal monotonic-
ity property states that an early finish or a shorter execution time of every
actor in a dataflow graph cannot delay the other firings in the graph so that
to occur later in time than expected. We only consider functionally deter-
ministic dataflow graphs where actor firings have sequential firing rules and
the produced tokens are only function of the consumed tokens. This implies
that the firing rules and production behavior of tokens are independent of
the arrival times of tokens. In a Worst-Case Self-Timed Schedule, actor ai
takes ωi times which represents the worst-case time including the worst-case
communication time. If actor ai takes eventually ω′i < ωi times during execu-
tion, the production of tokens are produced earlier. Since the firing rules and
the number of tokens produced by actor firings are independent of the arrival
times of tokens, with self-timed execution for example, any earlier production
of tokens can only lead to earlier start times of the successor actors. It results
that the functionally deterministic dataflow graph has a temporal monotonic
behavior. This property can also be seen as a function that bounds all start
times for any self-timed executed actor in the graph.
2.4 Runtime Support Libraries
Applying the dataflow programming model on shared memory manycore archi-
tectures is a challenging task, as there are no explicitly defined mechanisms
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for communicating between the processing cores. Dataflow communication
libraries facilitate the mapping of applications developed in the dataflow pro-
gramming model onto the manycore architectures. In the dataflow model, all
the communication between actors is done through FIFO buffers, thus this
functionality should be a key component for the compilation of the developed
applications. The runtime library is in charge of efficiently and transparently
moving data through the system and making them available. Also, the princi-
ple of separating computation and communication allows the implementation
and the debugging of communication primitives at different levels of the de-
sign flow in parallel with the application. This way, they are available in time
for the application design. For example, the main function in a StreamIt is
the work function and looks like this:
work push [number] pop [number] peek [number] ... (2.22)
The function is declared by the keyword work, followed by three parame-
ters. The first two parameters, ’push’ and ’pop’, declare the data production
and consumption rates, respectively. The third parameter ’peek’ declares how
many tokens are required by the filter. These need to be preloaded without
being consumed, hence the name. Peek enables to easily model a very com-
mon feature in streaming applications, namely a sliding window. Bands (i.e.
imagined as tapes in a Turing machine or FIFOs) are the dominant, but not
the exclusive means of communication between filters in StreamIt. A built-in
special-purpose message passing interface termed "teleport messaging" pro-
vides communication, which is synchronized to data elements in bands. This
means, that even though teleport messages are not part of the actual data
stream they are timed such that their arrival is tied to a certain data token.
This facilitates the transfer of control information between filters.
Communication libraries are also necessary to develop a communication
system which is highly abstracted but still capable of optimization. Komoda et
al. propose in [Komoda 2012] an OpenCL based communication library that
provides a simple but effective programming interface based on Stream Graph
in order to specify applications communication patterns for prefetching. To
maximize performance improvement, they also propose a task and a memory
management library to overlap computation and communication according to
stream graphs. In [Yang 2013], authors propose another approach based on
implementing FIFO buffers in three ways:
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1. The first implementation is a one-end-buffer, which places the buffer
inside the input port of the destination core. Putting the buffer on the
source core would result in reads instead of writes and thus a tenfold
slowdown. The communication overhead is smaller if the buffer resides
in the sender.
2. The second implementation is a two-end-buffer in which each core per-
forms read and write transactions on its local memory and then uses
DMA to transfer the data. This transfer is only performed when both
sides are ready, which requires that the sender’s buffer is full and the
receiver’s buffer is empty. This is obviously not very efficient since the
processor will be busy waiting for the DMA to finish. This was corrected
in the third implementation.
3. The third implementation is a double-two-end-buffer that allows the
DMA to work in parallel with the processing core. Two "ping-pong"
buffers are introduced on each side of the communication channel. This
allows the cores to work on one local buffer while the data from the
other buffer is transferred to the other core by means of DMA.
The last implementation is limited by the equivalence between the token
production rate on the sending actor and the token consumption rate on the
receiving actor; if there is a big imbalance in the production/consumption
rate, all three buffering methods suffer from blocking, after the buffer gets
full.
2.5 The Temporal Analysis Model, Algorithms
and Tools
Temporal analysis is required in order to verify whether a given timed dataflow
graph can meet a given throughput or latency requirement of an application.
In Chapter 4, we will show how we are able to calculate, from the func-
tional graph and the mapping decisions of each application, worst-case and
best-case timing behaviors of actors firings and communications in a given
platform, the MPPA-256 platform of Kalray. Since the execution model of
the software framework of interest is self-timed periodic (see Chapter 3), we
are mostly interested in analyzing the temporal behavior of the self-timed pe-
riodic execution of dataflow graphs. State of the art analysis of Self-Timed
schedules can only tell us about average throughput, and only after the ex-
ecution has converged into periodic behavior; it has been proven that the
self-timed execution of a dataflow graph will eventually reach a regime with
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periodic behavior [Ghamarian 2006a]. However, a self-timed execution attains
periodic behavior only if the actors have constant execution times. further-
more, determining how many actor firings are required for this to happen is
not efficiently computable [Moreira 2012, Baccelli 2001].
Motivated no doubt in part by applications, such as multimedia, that are
characterized by fairly regular resource requirements, attempts are made to
formalize and to characterize notions of temporal predictability. Temporal
predictability refers to the regularity of the time interval separating events.
Constancy, regularity, uniformity and repetitions have been used to describe
aspects of temporal periodic patterns. When encountering repeated instances
of causes and effects, we also experience multiple cause - effect temporal in-
tervals. When this interval is constant it becomes possible to predict when
the effect will follow from the cause [Greville 2010]. In contrast, interval vari-
ability entails unpredictability. A long-standing method for the exploration
of how relations between responses and outcomes govern behavior is the use
of schedules of reinforcement [Bamakhrama 2014, Bodin 2013], which specify
the input that is required for an output to be delivered. Although Self-Timed
Periodic Scheduling is a hybrid, in half is self-timed, we will prove in the
following chapters that it keeps the same temporal properties of a periodic
schedule. So, we use these properties to derive performance metrics and com-
munication analytical model.
2.5.1 Throughput Analysis
The most prominent metrics that have been intensively studied in the litera-
ture [Butala 2012, Moreira 2012, Sriram 2009, Ghamarian 2008] are through-
put and latency. Throughput analysis is an important step for verifying
throughput requirements of concurrent real-time applications. Throughput
is defined as follows:
Definition 2.2 (Throughput) : The throughput of a graph refers to how
often actors produce output tokens per time unit.
In many contexts, such as design space exploration or run-time recon-
figuration, throughput computation is essential for varying actor execution
times. Since resources dedicated to the analysis are limited, especially in em-
bedded systems, the computations need to be fast. In the considered CSDF
model (i.e. consistent graph), the number of times actors fire in a complete
iteration is constant and represented by the repetition vector →q defined in
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section 2.3.3. Thus, it is possible to give a normalized definition for CSDF
throughput [Stuijk 2008]. It should be noted that the throughput depends on
the limited capacity of resources assigned to processing units and that some ac-
tors in the graph can only achieve their maximum throughput with unbounded
communication channels [Stuijk 2008]. In the semantics, channels have infinite
storage space which means that there is always a free space for storing pro-
duced tokens. However, in practice, storage space must be bounded since sys-
tems have limited resources, which influences in return the maximal through-
put that can be achieved [Shin 2011, Wiggers 2007, Govindarajan 2002]. We
only consider maximal throughput of consistent deadlock-free CSDF graphs,
that can be achieved under bounded memory. Note that consistency is known
to be a necessary condition to bounded memory execution in which no actors
deadlocks [Ghamarian 2006b].
2.5.1.1 Maximal achievable throughput under STS
Self-Timed execution is a particular type of execution. It guarantees that
actors are executed as soon as possible, so at any time t, the maximal num-
ber of actors invocations is attained which gives the maximal throughput
[Moreira 2007]. In [Moreira 2007], this assumption is based on an assumed
similar computation time and communication time of actors for all scheduling
strategies. In practice, we can assume that computation time is the same in
any scheduling strategies and for graphs implemented in the same hardware
platform. However, communication time depends on the hardware or software
synchronization protocol that differs from a scheduling strategy to another. It
also depends on the optimal number of processors needed to execute a given
graph under a given scheduling strategy.
Proof 2.2 : Let us assume that at time t, actor ai has been fired N times
under any schedule ϕ, then:
end(ai, N) = start(ai, 0) +N × ωi +Oϕ,i +4ϕ(i)
For a CSDF graph under STS, the maximal number of actors firings occur
as soon as possible. Then 4STS(i) ≤ 4ϕ(i),∀ ϕ 6= STS. 4ϕ(i) is the
maximum time elapsed between the firings of actor ai. It can be determined
for STS since the self-timed behavior of each actor settles into a periodic
regime after a transition phase [Moreira 2012]. However, the communication
cost Oi of actor ai depends on the synchronization protocol associated to the
applied scheduling strategy on the graph. So, we have no guarantees about
the ratio OSTS,i/Oϕ,i. It follows that:
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Theorem 2.5 (Maximal throughput) : Self-Timed execution achieves the
maximal throughput if its communication cost is less than or equal to the total
cost of communication and invocation time of actors under schedule ϕ:
OSTS,i
Oϕ,i + (4ϕ(i)−4STS(i)) ≤ 1 (2.23)
Definition 2.3 (Throughput of an actor) : The throughput of an actor
ai in a CSDF graph, under self-timed execution, is defined as the average
number of firings of ai per time unit in the execution and denoted ΥSTS(ai).
In the considered CSDF model (i.e. consistent), it is possible to give a
normalized definition for the CSDF throughput [Stuijk 2008]. Then,
Definition 2.4 (Throughput of a CSDG graph) : The throughput of a
CSDF graph G = (A,E) is Υ(G) and is defined as:
Υ(G) = min
ai∈A
Υ(ai)
qi
(2.24)
where Υ(ai) is the throughput of actor ai ∈ A and qi is the repetition vector
of actor ai. The throughput of G is the minimal actor throughput normalized
with repetition vector →q . In the self-timed model, the CSDF state space
consists in a transient phase followed by a periodic phase repeated infinitely
[Moreira 2012]. Definition 2.4 defines the throughput of an actor over an
execution that contains both phases. But, the average time between two
firings converges to the average time elapsed between two firings in the periodic
phase.
2.5.1.2 Throughput under periodic schedule
The throughput of a CSDF graph under periodic schedule is defined as follows:
Definition 2.5 (Throughput of periodic actors) : The throughput of an
actor ai in CSDF graph G = (A,E) is equal to the number of firings of ai
in one period of the periodic phase divided by the associated period interval
time λi:
Υ(ai) =
qi
λi
, ∀ai ∈ A (2.25)
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Definition 2.6 (Throughput of the CSDF graph) : The throughput of
G is equal to the minimal throughput of actors for a complete iteration exe-
cution normalized by the repetition vector:
Υ(G) = min
ai∈A
qi
λi
(2.26)
The throughput is defined for a complete execution of an iteration (i.e.
for each qi executions of ai). When an iteration is completed, the state space
of G returns to its initial state.
2.5.2 Latency Analysis
Definition 2.7 (Latency) : Generally speaking, latency is the time elapsed
between the moment an event occurs and the moment its effect begins or ends.
In data-driven applications, the events are actor firings and their effects are
the storing of the generated pieces of data in the communication channels (to
be used by other processing units).
Probabilistic communication delays and random time intervals caused by
resource sharing, buffers overflows, contention, and different traffic patterns
on communication mediums may result in an increase of the task or system
latency. Stability is a highly desirable property for a real-time distributed
system while avoiding violations of latency constraints. This property is im-
portant especially for applications such as video conferencing, telephony and
games where latency beyond a certain limit cannot be tolerated. Thus, the
worst-case latency estimation is very important in a real-time environment for
the schedulability test. In the remainder of this thesis, we limit ourselves to
end-to-end latency of consistent, live and bounded CSDF graphs.
Definition 2.8 (End-to-End Latency) : End-to-End Latency is the time
elapsed between the first firing of actor src and the last firing of actor snk for
one or multiple iterations of the CSDF graph such that:
L(src, snk) = end(snk, J × qsnk)− start(src, 0) (2.27)
where source actor src and destination actor snk are external-interface actors.
Source actor is the first one to fire since it produces the first tokens and des-
tination actor is the last one to fire since it will consume the produced tokens
from the output actors.
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The latency between two firings of an actor ai is defined as:
L(i, k) = start(ai, k)− start(ai, k − 1), for all k ∈ [1, ..., qi] (2.28)
2.5.2.1 Worst-Case Latency of Self-Timed Execution
The Worst-Case Self-Timed Schedule (WCSTS) of a Multi-Rate Dataflow
graph (e.g., CSDF, SDF) is the Self-Timed schedule where every actor ai
takes ωi +OSTS,i to execute. Note that, in [Moreira 2012, Moreira 2007], au-
thors concluded that the WCSTS of a synchronous dataflow graph (SDF) is
unique, it implies that the WCSTS of a CSDF graph is also unique since any
CSDF graph can be converted to its equivalent SDF graph. The WCSTS
has an interesting property: the execution of the graph is divided into two
different phases: a transient phase of Ω iterations followed by an infinitely
executed periodic regime phase [Moreira 2012].
Definition 2.9 (End-to-End Latency in WCSTS) : Given an MRDF graph
G = (A,E), the worst-case latency of an actor ai fired N times in WCSTS is
defined as:
L(i, N) = start(ai, 0) +N × ωi +OSTS,i +4STS(i) (2.29)
The worst-case computation time ωi of ai can be determined using methods
like the one described in [Wilhelm 2008]. However, communication timeOSTS,i
is very tedious to estimate or the result of the estimation is very pessimistic.
In fact, OSTS,i depends on the actors simultaneously executed with actor ai.
Due to execution times variations, it is very difficult to define at any time t ∈
]startSTS(ai), endSTS(ai)[ the exact number of actors causing the contention.
The maximum distance 4STS(i) between the firings of ai can be determined
since the execution in WCSTS converges to a periodic regime.
2.5.2.2 Worst-Case Latency of a Strictly Periodic Source
A Static Periodic Schedule of a Cyclo-Static Dataflow graph G is a schedule
where the start time of actor ai is defined as:
start(ai, k) = start(ai, 0) + φ× k, (2.30)
and the start time of each invocation of ai is:
start(ai, k, τ) = start(ai, k) + λi × τ, (2.31)
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where λi is the period of actor ai ∈ A. φ is an equal iteration period for every
complete repetition of all the actors in G. In a strictly periodic schedule,
actors can start the execution simultaneously at the beginning of period φ.
The maximum latency of a CSDF graph in a periodic schedule, is the time
interval between the start time of the first period of execution of actor src
and the last period, noted θ, of execution of actor snk for one or multiple
iterations of the graph:
LSPS(src, snk) = start(src, 0) + θ × φ, (2.32)
2.5.3 Throughput/Latency-resource trade-off
Embedded applications are often subject to multiple performance constraints
such as latency, throughput and memory usage. Several scheduling policies
exist to obtain minimum latency and maximum throughput. In some cases,
it is very difficult to simultaneously optimize both of them, as in the exam-
ple depicted in Figure 2.13. The graph is composed of two communicating
actors, A and B, via channel C. For simplicity, actors have the same compu-
tation time. The communication time is null if the actors are assigned to the
same processor because the produced tokens are stored on its local memory.
Considering different optimization objective functions may lead to different
partitioning of the actors onto processors. The first approach depicted Fig-
ure 2.13 (a) minimizes the latency: 8 < 9. The second approach maximizes
throughput: 1/3 > 1/4. The single processor policy achieves the minimum
Figure 2.13: (a) The optimization criteria is the minimization of latency (com-
munication between processors is minimized), (b) The optimization criteria is
the maximization of throughput.
52 Chapter 2. Setting The Stage
Figure 2.14: (a) CSDF graph example with two actors a and b communicating
through a bounded buffer Ba,b , (b) The Directed Acyclic Graph of the CSDF
Example, (c) The size of the buffer greater than or equal to the maximum
memory space needed for one iteration, (d) The size of the buffer is less than
maximum memory space needed for one iteration.
latency since it exploits the local memory of the processing unit and thus
eliminates the communication overhead. The multiple processor policy fully
utilizes the available processing units so it achieves the maximum throughput.
This example shows that it is interesting to explore throughput-latency trade-
off under optimal different assumptions. It is possible to impose a throughput
constraint of th(G) firings per time unit. In [Ghamarian 2007], a determined
throughput was achieved by adding an actor with an execution time th(G)−1,
and dependency edges with other actors of the graph. Thus latency was op-
timized under a throughput constraint.
The optimal throughput or latency of a dataflow graph can also be limited
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by channel capacities. In the self-timed execution of the CSDF graph, an ac-
tor may require a synchronization control for a free space in the shared buffer.
If the size of the buffer is less than the maximum capacity in a self-timed
execution, an actor must wait until a free space is available. Bounding the
size of buffers can also be accomplished by adding dependency edges (i.e., red
arrows in the DAG graph). Figure 2.14 shows two different implementations
of the pipeline example in Figure 2.14(a) with the associated Directed Acyclic
Graph (DAG) in Figure 2.14(b). The first implementation, associates a suffi-
cient storage space to the communication channel. The resulting throughput is
the maximum throughput of the example under STS (1/3). The second imple-
mentation is a limited capacity buffer. Red dependency edges enforce the con-
strained capacity of the buffer by delaying the producing actors. The resulting
throughput is less optimal than that of the first example (1/3>1/5). From the
literature on dataflow graphs, lower bounds on the storage space required for
each channel are known [Wiggers 2010, Stuijk 2008, Murthy 2000, Adé 1997].
2.5.4 Models of Communication
In this dissertation, we are interested in tasks that need to synchronize on glob-
ally shared resources 2, because they could be executing on different processor
cores. Task synchronization in real-time systems is a well-known problem.
Different studies have investigated the performance differences between syn-
chronization protocols (for further details, please refer to Chapter 4). Local
handshaking synchronization [Ha 1997, Sriram 2009], described in Figure 2.15,
is a commonly used example. When a processor executes a communication
operation, it synchronizes with the processor(s) it communicates with. Con-
ceptually, self-timed synchronization is local and data-driven: on one hand,
the processor sending data writes them into a FIFO buffer, and is stalled when
that buffer is full. On the other hand, when reading data, the processor is
stalled when the buffer it reads from is empty or when the number of available
tokens is not sufficient for execution. When executing the handshaking prim-
itives, the processor is stalled until the necessary tokens are available. It is up
to the compile-time scheduler to find an ordering that minimizes the synchro-
nization time. In this case, we can no longer consider a zero inter-processor
communication overhead as in many scheduling methods.
Definition 2.10 (Inter-Processor Communication (IPC) cost) : It is
the time spent to read/write tokens from/into the memory or to synchronize
with other processors.
2That can be implemented with a banked-memory system.
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Figure 2.15: (a) Dataflow graph communication buffers (b) Self-Timed syn-
chronization between actors a1 and a2.
Communication performance models are used by application developers
to estimate speeds and execution times of parallel communication operations.
The application can then be optimized and redesigned to allow for better
communication cost. For the characterization of concurrent communication
operations, the knowledge of send and receive costs on the various nodes is
imperative. In most dataflow implementations, concurrent communications
are implemented using a series of point-to-point mapping. Figure 2.16 depicts
the temporal progression of a typical data-production, transmission and con-
sumption cycle. The essential point is that because data are aggregated for
transmission, some data are potentially available before they have been trans-
mitted, and some are consumed only after it is received (it is then possible to
benefit from overlapping of computation and communication [Sancho 2006]).
Traditionally, communication performance models are analytical and built
with the assumption that the processors of the cluster are homogeneous. Let
us start with a traditional model proposed by Hockney [Hockney 1994]. In
this model, the execution time of point-to-point communication is expressed
as α + βM , where α is the constant latency from processors and network, β
is the bandwidth that represents the variable contributions from processors
and network. This model is non-intuitive to model the communication oper-
ations that are split between a serialization and parallel transfer of data. A
more elaborate model that predicts the time of network communication, is the
LogP model [Culler 1993]. According to LogP, point-to-point communication
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Figure 2.16: The evolution of data production and consumption over time in
a Point-to-Point communication.
time could be estimated by L+ 2o, where L is an upper bound of the transfer
time between source and destination, and overhead o is the time period dur-
ing which the processor is engaged in sending or receiving a message. This
method has the disadvantage that it can only treat fixed size messages. Ac-
cordingly, there are some derivatives, such as the LogGP [Alexandrov 1995]
and PLogP [Kielmann 2000] model, that address arbitrary message size issues.
2.6 Conclusion
Streaming applications guarantees require a Model-of-Computation amenable
to temporal analysis. This chapter presented the different aspects and theories
related to models-of-computation, dataflow models and languages, scheduling
strategies and temporal analysis. We use Cyclo-Static Dataflow, a very suit-
able model for these applications. The main benefit of this MoC is to isolate
computation from communication, making task interfaces, parallelism and in-
terference explicit. To preserve the performance offered by run-time resource
allocation mechanisms, we do not isolate the worst-case behavior of tasks from
each other. Thus, we do not impose any constraint or order on communica-
tion parts. This would extensively complicate the temporal analysis model.
The challenge is to provide a correct and accurate estimation of temporal
metrics so that scheduling cannot be overemphasized. Our approach is based
on an improved periodic scheme that could maintain a part of the temporal
isolation.

Chapter 3
Self-Timed Periodic Schedule
L’homme et sa sécurité doivent constituer la première
préoccupation de toute aventure technologique.
Albert Einstein
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Recall from section 1.2, that the second step in the proposed design flowis the scheduling framework. Most of the existing scheduling solutions
assume independent real-time tasks; synchronization can only be done be-
tween each couple of dependent actors. Such a simple task model is not
directly applicable to modern embedded streaming programs. Streaming pro-
grams are typically modeled as directed graphs, where graph nodes repre-
sent actors (i.e., tasks) and graph edges represent data-dependencies (i.e.
communication channels usually implemented as FIFO queues). Authors
in [Bamakhrama 2012b] treated data-dependency between actors otherwise
using the repetition vector of the CSDF graph (i.e. the repetition vector spec-
ifies the number of firings per actor that brings the graph to its initial state).
Accordingly, firing an actor ai qi times generates enough data to execute one
iteration of each successor actor to ai. Using this property, Bamakhrama et
al. proved that CSDF graph actors can execute periodically (i.e. q firing per
period) since their input data streams will always be available when they fire.
This approach enables the designer to use a periodic task model that easily
captures the timing aspects, while guaranteeing temporal isolation and low
complexity of the schedulability test. However, this type of periodic schedul-
ing can achieve optimal performance solely for matched I/O rates graphs (i.e.
graphs where the product of an actor worst-case execution time and repetition
is the same for all actors). However, in the real world, the execution time of
processes can vary in quite large margins, so it is difficult to guarantee the
matched I/O property.
For this purpose, we promote the use of a new scheduling policy, the so-
called Self-Timed Periodic (STP) scheduling, to improve the performance of
the real-time periodic task model. STP is a hybrid execution model based
on mixing Self-Timed schedule and periodic schedule. Therefore, the core
problem addressed by this dissertation is to investigate the possible ways to
preserve the properties of the periodic task model and at the same time to
improve its performance.
The effect of Self-timed Periodic (STP) scheduling can be modeled by re-
placing the period of each actor under a periodic scheduling by its worst-case
execution time. Consequently, STP can retain some of the performance and
the flexibility of self-timed schedule, in which execution times of actors need
only be estimated, and at the same time makes use of the fact that the pe-
riodic schedule can easily capture the timing aspects. Then, combining both
models enables the designer to: (1) schedule the tasks to meet certain per-
formance metrics (i.e., throughput and latency) compared to STS (2) derive
analytically the scheduling parameters, (3) compute analytically the minimum
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Figure 3.1: Scheduler Inputs.
size of buffers that guarantee the required performance together by deriving
the memory access patterns, and (4) compute analytically the communica-
tion overhead induced by resource sharing to guarantee a safe mapping (for
more details, please refer to Chapter 4). We aim at modeling four types of
STP scheduling based on two different granularities naturally offered by the
Cyclo-Static Dataflow model: 1) a Coarse-Grained description which consid-
ers instances of actors, and 2) a Fine-Grained description which considers
smaller components the actors are composed of (i.e., sub-tasks of actors). For
both granularities, we use an implicit-deadline periodic model (i.e. a Strictly
Periodic Schedule (SPS)) and a constrained-deadline periodic model. These
results are related to the periodic scheduling of applications modeled as acyclic
CSDF graphs.
The remainder of this chapter is organized as follows. In Section 3.1, we
describe the scheduler inputs namely the target platform, the timed graph and
the timing requirements. Our main contributions are presented in Sections 3.2
and 3.3. We finish with Sections 3.4 and 3.5 where we present a case study
and we state the conclusions.
3.1 Scheduler Inputs
The scheduler requires different inputs as depicted in Figure 3.1: the CSDF
graph of the application developed in the ΣC language, the description of
the target platform onto which the application will be mapped (in our case
it is the MPPA-256 platform from Kalray) and a set of timing values. The
timing values are the (1) worst-case and the best-case computation times of
each actor, and (2) communication times of a each set of actors executed
simultaneously. Furthermore, the user can impose additional constraints on
the mapping. The following sections detail the different inputs.
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3.1.1 The Interfaces to the External World
So far, we have not been interested in the inputs and outputs of dataflow
graphs. In fact, many interesting models can be constructed with interfaces
to the outside world in order to explicitly model inputs and outputs (I/Os).
From a programmer view, theses interfaces can be seen as closures since they
define limits for a portion of an application. They ensure that while a graph
is instantiated, its behavior cannot be modified by its parent graph. For these
reasons, special nodes (i.e. src and snk nodes) can be integrated in the model,
as depicted in Figure 3.2.
In the remainder of this work, a graph G = (A,E, In,Out) refers to a
directed CSDF graph, where A = {a1, a2, ..., an} is a finite set of actors, and
E = {(ai, aj)|ai, aj ∈ A} is a set of edges. G has also a set of input streams
I = {In1, In2, ..., In∆} connected to the input actors of G, and a set of output
streams O = {Out1, Out2, ..., OutΛ} processed from the output actors of G.
An actor ai ∈ A is defined, inter alia, with Eai = (Einai , Eoutai ) such that Einai
represents the set of its input edges and Eoutai represents the set of its output
edges. The special nodes are defined as follows:
Source node:
A Source node is a bounded source of input tokens which represents the
available data for an iteration of the graph. A source node is defined by the
following rules:
Figure 3.2: The I/Os of a dataflow graph modeled as actors.
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1. Source consumer uniqueness: a source node is the unique source actor
src of G such that src ∈ A, Einsrc = ∅ and Eoutsrc = {In1, In2, ..., In∆}.
2. Samples arrival: the first samples of the source actor arrive prior to
when the actors of G start execution.
3. Scheduling validity: the schedule must accommodate for the behavior
of the external sources. In many cases, inputs for DSP applications are
periodic (e.g. an Analog-to-Digital converter); samples typically arrive
at constant, periodic intervals. So, a schedule that does not allow an
external periodic source to execute in a periodic regime from the first
firing, is not valid.
4. Inter-arrival time: We consider input streams characterized by a mini-
mum inter-arrival time (i.e. also called period). Arrival patterns deter-
mine whether tasks are treated as periodic, sporadic or aperiodic. This
pattern is assumed to be controlled by the designer to match the periods
of the actors. In fact, there can be edges in the dataflow graph directed
from different actors of the system graph to the source actor in order
to guarantee that the source has the correct input tokens ready at its
forced start time [Moreira 2012].
Sink node:
A Sink node is a bounded sink of output tokens which represents the
produced data after the completion of an iteration of the graph. A sink node
is defined by the following rules:
1. Sink producer uniqueness: a sink node is the unique sink actor snk of
G such that snk ∈ A, Einsnk = {Out1, Out2, ..., OutΛ} and Eoutsnk = ∅.
2. Samples departure: the sink node remains read-locked during every iter-
ation of G. This means that this interface cannot be read by the outside
world during execution.
3. Scheduling validity: the schedule must process the output data accord-
ing to the required behavior of the external sources or it will be invalid.
In many cases, the processed outputs are required at periodic intervals
(e.g. a D/A converter). So, a schedule that does not allow the execu-
tion of the graph to process the output tokens in a periodic regime is
not valid.
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Algorithm 1 TIMED-GRAPH-LEVELS(G)
Input: Timed graph G = 〈A,E, ω,O〉
Output: A = {A1, A2, ..., Aα}
1: k ← 1
2:do
3: Ak ← ∅
4: for all aj ∈ A do
5: if prec(aj) = ∅ then
6: Ak ← Ak
⋃
aj
7: end if
8: end for
9: A← A \ Ak
10: E ← E \ In(Ak)
11: k ← k + 1
12:while A 6= ∅
13:α← k − 1
14: return α disjoint sets A1, A2, . . . , Aα where
⋃α
i=1Ai = A
Source and sink actors are different from other actors in that the time at
which their firing occurs may be imposed by the environment (i.e. external
sources). They may also not have a worst-case execution time like the case of
sporadic sources [Moreira 2012]. In many systems, bursts of data are received
in the form of packets. So the environment can impose sporadic or periodic
execution of a source or sink actor. In a periodic external source case, a
fixed inter-arrival time between the arrival of packets is defined. In a sporadic
external source case, we can define the minimum inter-arrival time between
the arrival of packets, but not the maximum inter-arrival time. As a result, the
function of a source actor cannot be assumed to be deterministic because the
stream of tokens produced by the source can be different from one execution
to another. We can think of this as a timing constraint imposed on the
graph by the external source: this is an important information that should
be considered when talking about analysis and scheduling. On one hand, the
external source actor firing pattern is defined independently of the schedule
of the dataflow. On the other hand, the schedule either accommodates for
the behavior of the external sources or it will be invalid. With the above
mentioned rules for the added source and sink nodes (i.e. rule 4) depicted
in Figure 3.2, it will be possible to avoid such difficulties while reducing the
scheduling complexity.
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3.1.2 Graph levels
In this work, we restrict our attention to acyclic CSDF graphs which account
for most of the dataflow applications [Thies 2010]. Any acyclic graph can
have a number of levels [Bamakhrama 2012b] denoted by α. This can be
accomplished by assigning a linear ordering to the nodes of a CSDF graph
so that if there is an edge from node (i.e. instance of an actor) i to node
j, then i appears in a partition (i.e. noted a level) before j in the linear
ordering. Assigning actors to levels is based on passing through the CSDF
graph of the application at compile-time. Different graph traversals exist such
as topological, breadth-first, etc. Actors will be assigned to the ordered sets
denoted by A = {A1, A2, ..., Aα}. Authors in [Bamakhrama 2012b], proposed
a method, presented in Algorithm 1, based on assigning the actors in the
graph according to precedence constraints. For example, the first invocation
of the actors in the set Ai is executed before the one of the actors in the set
Ai+1, and so on. For the example depicted in Figure 3.3, actors are assigned
to three sets: A1 = a1, A2 = a2, a3, and A3 = a4. Furthermore, the number
of levels depends on the number of the executed iterations. If we consider J
iterations and k set of actors, then α′ = J + k − 1, as shown in Figure 3.4.
Figure 3.3: (a) Timed CSDF graph with actors assigned to 3 sets, Actors in
Ai can be simultaneously executed when the actors of Ai−1 have finished.
Time l1 l2 l3 ... lJ ... lα′
Level A11 A
2
1 A
3
1 ... A
J
1
A12 A
2
2 ... A
J−1
2 A
J
2
A13 ... A
J−2
3 A
J−1
3 A
J
3
Figure 3.4: Schedule SJ of the example depicted in Figure 3.3
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3.1.3 Schedulability Analysis
Model of the System: A system Π consists of a set pi = {pi1, pi2, ..., pim} ofm
homogeneous processors. The processors execute a level set l = {l1, l2, ..., lα′}
of α′ periodic levels. A periodic level li ∈ l is defined by a 4-tuple li =
(Si, ωli , Oli , Di), where Si ≥ 0 is the start time of li, ωli is the worst-case
computation time (where ωli = max
k=1→βi
ωk with βi representing the number of
actors in level li), Oli ≥ 0 is the worst-case communication time of li under
STP schedule and Di is the relative deadline of Ai. The kth instance of a
periodic level li is invoked at time t = Si + kφ, where φ ≥ ωli + Oli is the
levels period, and has to finish execution before time t = Si + kφ+ ωli +Oli .
If Di = φ, then Ai is said to have an implicit-deadline. If Di < φ, then Ai is
said to have a constrained-deadline.
Actors (i.e., tasks) in the Timed graph G are scheduled as implicit-deadline
or constrained-deadline periodic tasks (depending on the STP approach being
used) and assigned to levels. At run-time, they are executed in a self-timed
manner. This is possible because actors of level k + 1 consume the data pro-
duced in level k. A necessary and sufficient condition for scheduling an asyn-
chronous set of implicit-deadline periodic task on m processors is Usum ≤ m,
where Usum is its total utilization as defined in [Davis 2011]. A scheduling
algorithm is said to be optimal if and only if it can schedule any feasible (i.e.,
without missing any deadlines) task set on Π. Several global and hybrid al-
gorithms proven optimal for scheduling asynchronous sets of implicit-deadline
periodic tasks [Davis 2011]. In this work, we consider only consistent and live
CSDF graphs. A static schedule [Sriram 2009] of a consistent and live CSDF
graph is valid if it satisfies the precedence constraints specified by the edges.
Authors in [Moreira 2012] introduced a theorem that states the sufficient and
necessary conditions for a valid schedule. However, this result was established
for Synchronous Data-flow graphs where actors have constant execution times.
3.1.4 Additional Performance Constraints
Different other mapping constraints can be accepted by the scheduler. Some
of them are discussed in this chapter and are the following:
1. Bounded Buffer Size: For any CSDF graph, a self-timed periodic
schedule must exist such that every level is periodic with a constant
period, actors are self-timed and every communication channel has a
bounded buffer capacity. The designer can then instruct the scheduler
that the communication buffer between two or more actors in the graph
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Figure 3.5: Scheduler Outputs.
is limited by a given value by adding extra dependency using virtual
channels between them.
2. Forced Mapping and Ordering: The designer can impose on the
scheduler that some of the actors should be mapped on a specific pro-
cessor, on the same processor or in a given order. It is also possible to
impose that a set of actors belongs to the same cluster.
3. Memory Space: Streaming applications tend to require fairly large
amounts of memory, which is primarily due to the data intensive nature
of their processing. Depending on the processor and the storage space
architecture, these may include several different memory pools, such as
single or multiple memory banks, and private memories. The shared
memory can be single-port or multiple-port 1. Any optimal schedule
must ensure that the total memory requirements of all actors mapped
on a given processor is lower than the memory provided for each pool
in that processor.
3.2 Scheduler Outputs
The first step consists in generating the outputs of the compile-time (static)
scheduler as depicted in Figure 3.5: The performance analysis, the mapping
specifications and the communication specifications. The second step con-
sists in using the communication specifications to compute the inter-processor
communication (IPC) overhead (for more details, please refer to Chapter 4).
Finally, the third step uses the resulting IPC overhead as a new input to the
scheduler framework to generate the new performance metrics (i.e. perfor-
mance analysis results).
1a multi-port memory allows multiple simultaneous accesses
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3.2.1 Task Scheduling
Self-timed Periodic (STP) scheduling can be modeled by replacing the period
of all sub-tasks and instances of actors at each level by their worst-execution
time. The worst-case execution time is defined as the total time of compu-
tation and communication parts of each actor. STP (X) refers to scheduling
decisions that can be fully resolved using the different granularities offered by
the CSDF model:
1. Coarse-Grained Schedule: coarse-grained description of STP sched-
ule regards instances of actors by using −→q as the repetition vector. Each
actor ai is viewed as executing through a periodically repeating sequence
of qi (basic repetition vector of CSDF graph) instances of sub-tasks.
2. Fine-Grained Schedule: a fine-grained description of STP schedule
regards smaller components (i.e. sub-tasks of actors) of which the ac-
tors are composed by using −→r as the repetition vector. Each actor ai
is viewed as executing through a periodically repeating sequence of ri
instances of sub-tasks (qi = ri × τi).
Therefore, the period of each level lj can be: (1) the maximum time it
needs to fire each actor ai ∈ Aj, ri times, or (2) the maximum time it needs
to fire ri sub-tasks of actors. Assuming φ is the global level period and that
the tasks (actors) in each level have upper bounds upon their worst-case ex-
ecution requirements, a time interval equal to or shorter than φ passes from
the moment actors are enabled by the availability of enough input tokens to
the completion of their firing. Then, a periodic level lj is invoked at time
t = Sj + kφ (where Sj is the start time of level lj), has to finish execution
before time t = Sj+kφ+ωlj +Olj and is completed by its relative deadline Dj.
If Dj = φ, then Aj is said to have an implicit-deadline. If Dj < φ, then Aj is
said to have a constrained-deadline. Therefore, we are interested in modeling
four types of STP scheduling as depicted in Table 3.1.
Table 3.1: Proposed STP Schedules
Modèle périodique/Vecteur de répétition →q →r
D = φ (Implicit-Deadline) x x
D < φ (Constrained-Deadline) x x
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Lemma 3.1 The self-timed periodic system is synchronous, so all tasks or
sub-tasks are released synchronously (i.e. otherwise the system is said to
be asynchronous) at the beginning of each level. This is not legal because
the minimum number of tokens needed to start firing were produced in the
precedent levels.
Proof 3.1 During the partitioning phase, actors are assigned to levels ac-
cording to precedence constraints (Algorithm 1 on page 62). For example, in
STP (q), actors of the same level are executed qi times in each period. For
one iteration, the tokens produced in the first level can only be consumed in
the second level, and the tokens produced in the second level can only be con-
sumed in the third level, etc. Hence, actors can start executing synchronously
at time instants t(k) = S0 + k × φ, ∀k ∈ [0, α− 1].
In the next sections, we show how to compute periods of actors for each
scheduling policy, with the associated deadlines of levels. We also show the
effect of increasing or decreasing the granularity of the task model on perfor-
mance metrics.
3.2.2 Assumptions and Definitions
A graph G refers to an acyclic consistent CSDF graph. A consistent graph
can be executed with bounded memory buffers and no deadlock. We base our
analysis on the following assumptions and definitions:
Definition 3.1 For a graph G under periodic schedule, the worst-case com-
munication overhead Olj of any level lj ∈ A depends on the maximum number
of accesses to memory mβj processed in any time interval [(j − 1)× φ, j × φ[.
In the following chapter, we prove that Olj is a monotonic increasing function
of the number of conflicting memory accesses:
Olj =↑ f(mβj), ∀Aj ∈ A (3.1)
Assumption1. For periodic schedules, the synchronization cost is con-
stant, because periodic behavior guarantees that an actor ai ∈ Aj, ∀i ∈
[1, ..., βj], will consume tokens produced at level (j − 1). This implies that
actors of the same level can start firing immediately in the beginning of their
level period because all the necessary tokens have already been produced.
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Definition 3.2 (Matched I/O Rates Property) A graph G is said to be
matched input/output (I/O) rates graph if and only if:
(max(
ai∈A
ωiqi))modQ = 0 (3.2)
and
max(
ai∈A
ωiqi)
Q
 = 1 (3.3)
where, Q = lcm(q1, q2, ..., qn) (lcm denotes the least-common-multiple opera-
tor). If Formula (3.2) does not hold, then G is a mismatched I/O rates graph.
The matched I/O property was first introduced in [Thies 2010]. However,
authors did not establish a test to prove that an application is a matched
I/O rates or not. In [Bamakhrama 2012b], authors established a test for this
property and proved that matched input/output (I/O) rates graphs repre-
sents more than 80 % of the proposed streaming applications. Formulas (3.2)
and (3.3) are a novel contribution of this dissertation. We complete the test
firstly presented in [Bamakhrama 2012b], which is not sufficient to prove this
property. If an application is matched I/O, then there exists at least a single
actor in the graph which fully utilizes the processor on which it runs. This
allows the graph to achieve an optimal throughput. In fact, in mismatched
graphs, there exists idle durations in the period of each actor which results in
sub-optimal throughput. One of the main contributions of this dissertation is
to establish a complete method to build matched I/O graphs using self-timed
periodic schedule, for cyclo-static dataflow graphs which originally are not. In
fact, the test (3.2) is no longer necessary in our approach because the min-
imum level period has been chosen in such a way that at least one actor is
fully utilizing the processor on which it runs.
Definition 3.3 A timed CSDF graph G is called balanced if and only if:
q1ω1 = q2ω2 = · · · = qnωn (3.4)
where qi ∈ →q is the repetition of actor ai ∈ A and ωi is its worst-case computa-
tion time. If Equation (3.3) does not hold, then the graph is called unbalanced.
This property allows the schedule to achieve optimal latency and throughput.
.
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Definition 3.4 (Actor Workload) An actor workload is defined as:
Wi = xi × ωi (3.5)
where, xi is the ith component of the repetition vector used for STP schedule.
For STP (q), xi = qi and for STP (r), xi = ri. The maximum workload of the
graph is
∧
W = maxai∈A{Wi}.
A path pi j = (ai, aj) is called output path if ai is a source node which re-
ceives an input stream of the application and aj is a sink node which produces
an output stream.
Definition 3.5 (Latency of a path) Let pa z = {(aa, ab), . . . , (ay, az)} be an
output path in a timed graph G. The latency of pa z under periodic input
streams, denoted by L(pa z), is the elapsed time between the start of the first
firing of aa which produces data to (aa, ab) and the finish of the first firing of
az which consumes data from (ay, az).
Consequently, we define the maximum latency of G as follows:
Definition 3.6 For a graph G, the maximum latency of G under periodic
input streams, denoted by L(G), is given by:
L(G) = max
pi j∈P
L(pi j) (3.6)
where P denotes the set of all output paths in G.
3.2.3 Communication Channels
Communication channels between actors executing on different processors
might be modeled in different ways, depending on the target architecture
and the level of detail required. To model read and write operations, most
authors assume that the worst-case scenario is that all buffer read parts are
done before firing and all buffer write parts are done whenever the processing
part whas been accomplished [Bamakhrama 2014]. The second approach is
based on separating buffer read and buffer write phases [Sriram 2009] from
each other and from the processing phase, as depicted in Figure 3.6. Inter-
processor communication costs are represented by assigning execution times
to read (receive) and write (send) actors. Authors in [Sriram 2009] use this
model to determine a best possible access order that minimizes synchroniza-
tion cost. In both models, the operations have non-overlapping buffer read
and buffer write parts, along with the processing part that does not access
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any buffer. Each actor firing starts with a buffer read access and ends with a
buffer write access. During the processing part, multiple read and write opera-
tions may overlap. The distinction between the different models is important
in designing bounded size shared buffers, an important problem intensively
studied in the literature [Shin 2011, Stuijk 2008, Wiggers 2007]. The prime
Figure 3.6: Different Access Models.
Figure 3.7: Different implementation models with single and multiple point-
to-point channels
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requirements for such models is that they should be conservative towards the
performance of applications while minimizing the total memory space needed
to implement channels. A variety of bounded channels are present in appli-
cations, implemented in different forms on specific hardware. This depends
on the way reading or writing single/multiple communication channels by sin-
gle/multiple actors is done. Figure 3.7 shows the taxonomy of communication
channels that can be implemented: 1) SWSR: Single Writer Single Reader,
2) MWSR: Multiple Writers Single Reader, 2) SWMR: Single Writer Mul-
tiple Readers, and 4) MWMR: Multiple Writers Multiple Readers. When
multiple point-to-point channels are mapped to memory, read and write ac-
cesses compete with accesses to data directly stored in the cluster memory,
which can be problematic. The order in which the memory locations are read
or written becomes completely arbitrary and so difficult to predict.
A memory location is always represented by tokens in the dataflow model,
the inverse is not necessarily true: tokens can also be used to express synchro-
nization also. For example, a self-cycle is used on each actor so that no other
instance of the same task can be executed simultaneously. Synchronization is
also implemented using blocking reads and blocking writes of finite size FIFO
queues: A reader stalls whenever the input queue is empty and a writer stalls
as long as the output queue is full. This behavior can be represented by a pair
of queues in opposite direction. Given two actors ai and aj, the tokens on the
forward queue (i, j) represent filled containers in the buffer while the tokens
on the feedback queue (j, i) represent the free ones. There are also some inter-
esting cases of modeling special behavior on edges of the task graph, e.g., A
channel with nondestructive reads allows data reuse from the same instance
of the task or from different instances of the same task [Denolf 2007].
time [0, φ[ [φ, 2φ[ [2φ, 3φ[ ... [(J − 1)φ, Jφ[ ... [(α′ − 1)φ, α′φ[
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3.3 Deriving Scheduler Settings
The first step of the proposed scheduling framework is to assign actors to
levels according to a given periodic pattern of execution while respecting the
conditions of a valid schedule that were presented in Section 2.3.3. The next
step is to derive a valid period according to the derived assignment. In the
following, we describe the proposed steps in details.
3.3.1 Static Assignement For a Valid Schedule
Our objective is to schedule each task in such a way that we guarantee its
precedence constraints. If the repetition vector of an STP schedule is →q , then
we only need to define levels according to input and output edges because by
construction the tasks in level i+1 will have enough resources to start, as they
were produced on level i. The results of a qi based assignment can be derived
using Algorithm 1 on page 62. Ai(1) denotes partition i actors executing their
first iteration and Ai(k) denotes partition i actors executing their kth iteration.
In order to exploit inter-iteration parallelism, level 2 actors can start exe-
cuting the next iteration as soon as they finished the first one. This overlap-
ping is applied to all levels, as shown in Figure 3.8. J is the unfolding factor
of G. A schedule S∞ is constructed since consistent and live streaming appli-
cations can be executed infinitely. The overlapping of iterations guarantees
that once the actors have started firing, they will always find enough tokens to
fire their execution since their predecessors have been executed in accordance
to the value of the repetition vector in the precedent level.
An actor ai has an execution sequence of τ(i) ∈ N? distinct sub-tasks that
constitute a periodic execution sequence [fi(0), fi(1), ..., fi(τ(i) − 1)] which
can be understood as follows: The nth time actor aj is fired, it executes the
code of function fj(n mod τj) and each function is viewed as a sub-task of
actor aj. Then, the levels structure does not only depend on precedence
constraints between tasks (actors), but also on this finer granularity offered
by CSDF model and based on the sub-tasks of actors. We propose two degrees
of granularity that depend on whether sub-tasks will be included or not in the
expansion of the original CSDF graph. For STP (q), we use Algorithm 1 to
find the levels of G. For STP (r), Algorithm 2 is used because this scheduling
policy has a finer granularity and requires an algorithm which depends also
on the precedence constraints of sub-tasks of actors. In this case, we use the
repetition vector →r .
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Algorithm 2 GRAPH-LEVELS-STP-Ri(S)
Input: Timed graph G = 〈A,E, ω,O〉
Output: A = {A1, A2, ..., Aα}
1: counti ← 0
2: j ← 1
3: S ← {a1}
4: Aj ← {ak ∈ S : there are enough tokens in all input edges of ak}
5: j ← j + 1
6: for all ai ∈ S do
7: counti ← counti + ri
8: if counti < qi then
9: S = S
⋃
succ(ai)
10: GRAPH-LEVELS-STP-Ri(S)
11: else
12: if counti = qi then
13: S ← S \ {ai}
14: end if
15: end if
16: end for
17: αr ← j - 1
18: return αr disjoint sets A1, A2, . . . , Aαr
3.3.2 Deriving Periods
The second step of STP scheduler framework is to derive a valid period for
each level. For any well formed CSDF graph, a self-timed periodic schedule
exists such that every task ai ∈ A and every sub-task aji ∈ ai is self-timed
and executed in periodic levels with a strict or a constrained period, and that
every communication channel Eb ∈ E has a bounded buffer size. A self-timed
schedule does not impose any extra latency on the actors. This leads us to
the following result.
Definition 3.7 (Global period under STP ) For a graph G, φ, where φ ∈ Z+,
represents the period, measured in time-units, of the levels in G. If we consider
→
q as the basic repetition vector of G in Definition 3.5 on page 69, then φ meets
the condition:
φ ≥ max
j=1→α
(
∧
W j +Olj) (3.7)
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where α is the minimum number of levels needed to execute one iteration of
G. Definition 3.7 implies that the worst-case self-timed (WCST) behavior of
actors defines the minimum duration to complete one iteration of G. It is a
common time duration for all levels. Similarly, we define the schedule function
for the finer granularity of CSDF characterized by the repetition vector →r if
we consider →r as the basic repetition vector of G in Equation 3.5 on page 69.
3.3.3 Latency Analysis under STP Schedule
For a graphG, the earliest start time of an actor ai ∈ lj, denoted by start(ai, aj),
under a strictly periodic schedule (SPS) or a self-timed periodic (STP) schedul-
ing is given by:
start(ai, aj) =
{
0 , if j = 1
(j − 1)φ , if j > 1 (3.8)
According to Definitions 3.5 on page 69 and 3.6 on page 69, the latency is
defined as the maximum time elapsed between the first firing of src actor in
level l1 and the finish of the first firing of snk actor in level lα. Let E denotes
the set of all output paths in G. A path ei j = (ai, aj) is called output path
if ai is a source node which receives an input stream of the application and
aj is a sink node which produces an output stream. Then, the graph latency
L(G) is given by:
L(G) = max
ei j∈E
(start(snk, α) +
∧
c
u
snkφ+Dα − (start(src, 1) +
∧
p
r
srcφ)) (3.9)
where startsnk,α and startsrc,1 are the earliest start times of the snk actor and
the src actor, respectively, Dα is the deadline of snk, and
∧
c
u
snk and
∧
p
r
src are
two constants, such that for an output path psrc snk in which er is the first
channel and eu is the last channel
∧
p
r
src and
∧
c
u
snk are given by:
∧
p
r
src = min{k ∈ N : prsrc(k) > 0} − 1 (3.10)
∧
c
u
snk = min{k ∈ N : cusnk(k) > 0} − 1 (3.11)
Under the implicit-deadline model, Dα = φ and under the constrained-
deadline scheduling, Dα < φ. Using Equations (3.7) and (3.8), it is possible
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to obtain a simple version of Equation (3.9) under the implicit-deadline model
for acyclic CSDF graphs, where production of src actor and consumption of
snk actor is taking place from the first firing of each node (∧p
r
src =
∧
c
u
snk = 0):
LSTP I(q/r) = (start(snk, α) + φ)− start(src, 1) = α× φ (3.12)
For STP (q), we use Algorithm 1 on page 62 to find the levels of G. For
STP (r), Algorithm 2 on page 73 is used because this scheduling policy has
a finer granularity and requires an algorithm that depends also on the prece-
dence constraints of actors. In this case, each actor can only be fired if there
are enough tokens in all of their input edges.
3.3.4 Deriving Local Offset and Relative Deadlines
In this section, we assign additional temporal parameters to the tasks of the
graph, so as to improve their schedulability. Based on the structure of the
CSDF model, we provide two new definitions:
Definition 3.8 (Local Offset) A local offset si,τ of sub-task ai(τ) is defined
as the earliest possible release time at which ai(τ) can be ready. It represents
the longest path from the starting sub-task ai(1) to ai(τ).
In order to compute si,τ , we take into consideration the precedence con-
straints in the graph. si,τ is defined as the minimum time interval within
which τi has to be activated after its predecessors are terminated. Minimizing
the offset is crucial since it has a direct impact on the latency of the graph
and the buffer sizes of the communication channels. The calculation of the
local offset of each task and its sub-tasks in the CSDF graph is done assuming
the system has an infinite number of processors. In this scenario, all ready
sub-tasks execute as soon as possible and the worst-case latency of one or
more iterations in the graph is equal to its critical path length. It should be
noted that we directly use the CSDF graph and not its expansion (the DAG
model). We apply Algorithm 3 that executes in linear time to calculate the
offset of all the sub-tasks and of the tasks as a consequence.
We also define another important time parameter for each sub-task which
is its local relative deadline.
Definition 3.9 (Relative Deadline) A relative deadlineDi of task ai is defined
as the latest time at which ai can finish executing. Therefore, it has a direct
impact on when the tokens are produced.
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Algorithm 3 SET LOCAL OFFSET (G,T)
Input: Acyclic CSDF graph G = (A,PREC(A))
Output:Local offset
∧
S = [s1, s2, ..., sn], such s
k
i,τ = s(i, k, τ), ∀k ∈
[0, qi[
⋃ ∀τ ∈ [1, τi]
1: for all Aj ∈ A do
2: if prec(Aj) = ∅ then
3: s(j, 0, 1)← 0
4: else
5: Find, kε according to Equation(2.6) on page 39
6: Find τε according to Equation(2.7) on page 39
7: s(j, 0, 1)← max
Ai∈prec(Aj)
{s(i, kε, τε) + ωj}
8: end if
9: for x ∈ [0, qj[
10: for y ∈ [1, τj]
11: s(j, x, y + 1)← s(j, x, y) + ωj
12: y ← y + 1
13: end for
14: s(j, x+ 1, y)← s(j, x, y) + ωj
15: end for
16: end for
17: return s(j, k, τ) ∀Aj ∈ A
⋃ ∀k ∈ [0, qi[ ⋃ ∀τ ∈ [1, τi]
In [Bamakhrama 2014], authors introduced the notion of deadline scaling
factor denoted by µ, where µ ∈ [0, 1]: a deadline parameter that can be
controlled by the designer. Since actors are executed as soon as possible in
the STP schedule, we define the deadline of periodic levels as follows:
Di = max
k=[1,βj ]
(
νpk∑
i=1
qiωi +Olj) + µ(φ− max
k=[1,βj ]
(
νpk∑
i=1
qiωi +Olj)) (3.13)
where νpk is the number of actors executed on processor pk. As a result, if
µ = 1, then the levels are implicit-deadline periodic. In the same way, it can
be seen that if µ ∈]0, 1], levels become constrained-deadline periodic.
3.3.5 Deriving Buffers size
Streaming applications tend to require fairly large communication buffers,
which is primarily due to their data intensive nature. Accordingly, a consid-
erable portion of the application memory footprint accounts for the shared
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data accesses in the buffers. In the resource constrained embedded space, the
reduction of memory requirements is of first importance. It is based on an
enhanced management of the memory buffers. An optimized implementation
on a multiprocessor platform is often based on shared buffers to improve the
efficiency, e.g. a circular buffer with multiple consumers and/or multiple pro-
ducers or a sliding window for data reuse [Denolf 2007]. To maintain bounded
memory execution and consistency, during one iteration of the graph, the sum
of produced tokens on a given channel must equal the sum of consumed to-
kens. Note the difference with a dataflow model where a token can represent
an exchanged data or just synchronization.
Definition 3.10 (Valid Buffers Sizes) The number of produced tokens should
never exceed the number of free locations in the FIFO storage to avoid de-
structing live tokens.
Definition 3.10 implies that the graph will never have a blocking write,
when a producer tries to write to a communication channel with a valid buffer
size and a valid schedule. So we want to derive the different conditions (i.e.
best-case, worst-case) that ensure a valid self-timed periodic execution of all
the actors by defining minimum storage capacities for the buffers.
Lemma 3.2 (Feasible Conditions) Let Bi,j = (ai, aj) be a communication
buffer in a CSDF graph G between actors ai and aj. A valid size of Bi,j can
be derived if ai or aj can access it in a totally random way and at any time
during the execution without entering a blocking write state.
Proof 3.2 If the source and sink actors of a given edge are scheduled to write
and read at any moment during the execution, then the tokens can be written
as early as possible and read as late as possible in a worst-case scenario. Thus
if source actor is scheduled to write at any moment during the execution, it
always has enough space to store tokens. Similarly, if sink actor is scheduled to
read as early as possible or at any moment, the tokens will have a shorter life
span and more free memory locations are available. Consequently, ai cannot
have a blocking write state since Bi,j has a valid buffer size for communication.
Lemma 3.2 states that the buffer size is valid (sufficient) regardless on
when the actors are scheduled, but it is not minimal. Therefore, we would
like to derive the minimum buffer sizes that can guarantee periodic execution
without blocking writes. This depends on three factors:
1. Minimum Consumption Before Production (MCBP) factor: In
dataflow applications, an actor starts executing if there is a minimum
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number of tokens stored on its input buffers. However, just as can
happen in real-world computations, the buffer accesses for reading or
writing actually overlap. Therefore, we cannot estimate the exact in-
stants of accesses. In most applications, to start the execution of an
actor and start the production of associated tokens, a minimum number
of memory read requests must be processed. For this reason, we define
the Minimum Consumption Before Production (MCBP) factor
that can be assigned to each actor in G at compile-time by analyzing
the actor program code.
2. Overlapping Iterations: In order to exploit more effectively inter-
iteration parallelism and to optimize latency and throughput perfor-
mance metrics, J iterations can be scheduled together. This can lead to
a larger buffer size.
3. Communication Channel Model: Communication channels between
actors executing in different processors might be modeled in different
ways, depending on the target architecture and the level of detail re-
quired (see Figure 3.7). To model read and write operations, most au-
thors [Sriram 2009] assume that the worst-case temporal scenario is that
all buffer read parts are done before firing and all buffer write parts are
done whenever the processing part was accomplished. Observe that,
read operations are done as soon as possible and write operations are
done as late as possible. So, this is the best-case scenario for defining
an upper bound of buffers sizes. However, we see in the next chapter,
that this leads to very long execution time and practically not possible.
Thus, for the purpose of computing the buffer size, the cumulative pro-
duction function for STP (q) for unfolding factor J is defined as follows:
Λ
P ei→ej =

ri
τi∑
pki
k=1
, if J = 1
2ri
τi∑
pki
k=1
, if J > 1
(3.14)
Proof 3.3 Formula (3.14) tracks the cumulative number of tokens at any time
instant in the buffer of edge E = (Ei → Ej) during one or more iterations
(i.e. up to J unfolded iterations) of G. There are two cases, as depicted in
Figure 3.9.
1. Case 1: For the first case, Equation (3.14) tracks the size of a valid
Bu. This number represents the maximal cumulative number of tokens
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Figure 3.9: Effect of unfolding factor J on graph scheduling and consequently
on buffers size
to guarantee feasibility conditions. As depicted in Figure 3.9, the first
Gantt chart represents the execution of the CSDF graph G represented
below under self-timed periodic schedule having a repeat vector →q and
an unfolding factor J = 1. For example, actor a1 is executed q1 times in
the first level, successors actors that depend on a1 are executed on the
second level. Thus, all tokens produced in level 1 are stored for at most
t = φ (global level period). In the worst-case, they will not be consumed
before t.
2. Case 2: For the second case, Equation (3.14) tracks the size of a validBu
when J > 1. As depicted in Figure 3.9, the first Gantt chart represents
the execution of the CSDF graph G represented below under a self-
timed periodic schedule having a repeat vector →q and an unfolding factor
J > 1. Inter-iteration parallelism is exploited more effectively, but an
additional constraint is added to the size of the buffer. As a result, we
80 Chapter 3. Self-Timed Periodic Schedule
pass to double the size of the buffer in Equation (3.14), since actors are
assumed to write as soon as possible in the worst-case.
Theorem (3.9) states that for each actor in G, produced tokens will def-
initely be consumed at the earliest in the next level. This is the case of
self-timed periodic schedule under repetition vector →q . When a scheduler
has a finer granularity, finding the minimum buffer size is a little bit more
complicated because dependent actors can be executed in the same period.
Algorithm 4 presents a complete framework to assign a minimal size to buffers.
In the first step, the number of consumed and produced tokens of each actor
at each level are calculated according to their periodic execution pattern →r .
To guarantee the feasibility conditions firstly presented in Lemma 3.2, namely
ASAP writing and ALAP reading, consumed tokens in level k−1 will be taken
into account at level k,∀k ∈ [1, α] (α is the minimum number of levels needed
to execute one iteration of G).
Theorem 3.1 For a graph G, the minimum valid size of any communication
channel E = ei → ej under STP (q) schedule is given by:
Bei→ej =

ri
τi∑
pki
k=1
, if J = 1
2ri
τi
(
∑
pki
k=1
−MCBPj), if J > 1
(3.15)
Algorithm 4 SET MINIMUM BOUNDED BUFFER SIZE
Input: Acyclic CSDF graph G = (A,E), E = {E1, E2, ..., Em}
Output: Minimum buffers size vector
→
B = {B1, B2, ..., Bm}
1: for all Eu = (ai, aj) ∈ E do
2: Find Produ = [P i1, P i2, ..., P iα]; P ik are the produced tokens in level k
3: Find Consu = [Cj1 , C
j
2 , ..., C
j
α]; C
j
k are the consumed tokens in level k
4: Bu ← 0
5: for (k′ = 1 ; k′ ≤ α ; k′ + +)
6: if ai ∈ Ak′ then
7: Bu ← max{Bi,j , Bi,j + P ik′ −MCBPj − Cjk′−1}
8: end if
9: end for
10: end for
11: return Bi ∀ i ∈ [1,m]
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Figure 3.10: (a) Implicit-Deadline Periodic Schedule [Bamakhrama 2014], (b)
Self-Timed Periodic Schedule using repetition vector q, (c) Self-Timed Peri-
odic Schedule using repetition vector r, (d) Self-Timed Schedule. The first iter-
ation is encircled by dashed lines to indicate the latency in case of constrained-
deadline schedule (e.g. for constrained-deadline STP(r): latency= 36). The
vertical line delimits the number of periods needed to execute one iteration of
the graph.
82 Chapter 3. Self-Timed Periodic Schedule
In Algorithm 4, we also present a new approach to minimize the buffers
size, using Equation (3.15). This approach is based on analyzing the control
flow graph of each actor to derive the Minimum Consumption Before Produc-
tion (MCBP) factor. The static analyzer is simple since the program code
of actors is executed sequentially and read/write rates can be statically de-
termined. In existing approaches [Bijlsma 2009], inter-task communication is
performed via first-in-first-out (FIFO) buffers. Therefore, if the write order
of values in a FIFO buffer differs from the order in which the values have to
be read, a reordering task has to reorder the values in a reordering memory.
Therefore, our approach becomes complex if the reordering task needs to keep
track of values that are read multiple times.
3.4 Case-study
In Figure 3.9, we show a CSDF graph of 4 actors and 4 communication chan-
nels. A CSDF graph is characterized by two repetition vectors →q and →r . →r is
the minimal set of actor firings returning the dataflow graph to its initial state.
For the example depicted in Figure 3.9, →r = [1, 2, 2, 4] and →q = [3, 2, 4, 8]. →q
is the minimal set of sub-tasks firings returning the dataflow graph to its ini-
tial state. In fact, each actor in the graph is executed through a periodically
repeated sequence of sub-tasks. For example, if r1 = 1 then q1 = 3 because
actor a3 contains 3 sub-tasks (i.e. To get qi, we multiply ri by the length
of the consumption and production rates of ai). The worst-case computa-
tion time of each actor is shown next to its name between round brackets,
e.g. 6 for a1. The graph is an example of a mismatched I/O graph since the
product of actor execution time and repetition is not the same for all actors,
e.g. for actors a1 and a2: 6 × 3 6= 4 × 2. It has been shown that optimal
throughput and latency of a matched I/O dataflow graph can be achieved
under Implicit-Deadline Periodic (IDP) schedule [Bamakhrama 2014]. How-
ever, for mismatched I/O graph, the IDP schedule has an increased latency
and a decreased throughput. Let Υ and L denote the throughput (i.e., rate)
and the latency of graph G, respectively, shown in Table 3.2 for the differ-
ent scheduling policies depicted in Figure 3.10. Implicit-deadline Self-timed
Periodic (STP) schedule has achieved 57% improvement compared to IDP
schedule in [Bamakhrama 2014]. It means that strict periodic behavior costs
41% of STS latency. For Constrained-deadline Self-timed Periodic (STP)
schedule, the latency improvement has reached 82% compared to IDP sched-
ule. It means that Constrained periodic behavior costs 18% of STS latency.
For the proposed example, including the sub-tasks of actors results in better
performance for latency. However, for the throughput STP (q) gives better
results.
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Table 3.2: Throughput and latency metrics for the example depicted in Fig-
ure 3.9
IDP STP I(q) STP I(r) STPC(q) STPC(q) STS
L Υ L Υ L Υ L Υ L Υ L Υ
72 1/8 54 1/6 40 1/8 54 1/6 36 1/8 28 1/6
3.5 Conclusion
In this chapter, we developed a scheduler settings for self-timed periodic sched-
ule. The complete scheduler framework is based on a hybrid schedule that
combines self-timed schedule and periodic schedule. We were able to show
that STP allows to keep the periodic behavior while considerably improving
its performance by minimizing latency and maximizing throughput. We as-
sume that execution times are variable because of communication overhead
which makes the temporal behavior of self-timed execution difficult to predict.
However, the periodic behavior of STP allows us to provide interesting prop-
erties for predictability. In the next chapter, we will show how to construct
an analytical analyzer to calculate the communication overhead induced on
the MPPA-256 platform.
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We introduced the Self-Timed Periodic (STP) scheduling policy in the pre-
vious chapter. The prediction for streaming applications uses a performance
model that include computation and communication costs. Because the pro-
gram code of actors is executed sequentially (on a single core), it is possible
to get reasonably tight estimates of the worst-case computation times. These
estimates can be obtained by several advanced timing analysis methods like
those described in [Wilhelm 2008]. Therefore, computational costs are not in
the scope of our modeling process. In dataflow programs, finding worst-case
and typical-case traversal times (worst-case/typical-case latency) for a chain
of dataflow tasks is an important issue to define the real-time properties of
a given application. Evaluating the execution time is a problem that can be
solved if different properties are verified. One of them is predictability. It
makes the determination of communication costs, e.g. the cost of memory ac-
cess, possible. In fact, to allow maximum flexibility at the lowest cost, tasks
share storage, computation and communication resources. This leads to un-
certainty due to resource management: the temporal behavior of each task
becomes dependent on other tasks and they cannot be analyzed in isolation.
As the systems run without locks, what is required to know to calculate worst-
case latencies, in addition to stand-alone WCETs of individual tasks, is the
communication overhead induced by the interference when several processors
want to access nearly simultaneously to same bank or to different banks of
the shared memory , as it can happen on the MPPA-256 Chip.
Traditionally, communication performance models for high performance
computing are analytical. These models have to provide a simple representa-
tion of point-to-point communications while representing the parallel collec-
tive communications in an easy way. This is addressed in this chapter, for
applications under self-timed periodic policy. The solution proposed in this
thesis is a new analytical communication performance model, for the MPPA-
256 architecture. It offers an easy and intuitive expression of an upper and
a lower bound of collective communication operations when actors are exe-
cuted simultaneously in a given time interval. The resulting parameters can
be integrated and the application can then be optimized to allow for better
performance while respecting timing constraints.
The remainder of this chapter is organized as follows. In Sections 4.1 and
4.2, we present the MPPA-256 architecture, namely its memory organization,
the memory access behavior, and the different arbitration levels. Our main
contribution is presented in Sections 4.3 and 4.4. After presenting the basics
of how to calculate the communication overhead, we finish with sections 4.5
and 4.6 where we present the random memory access case and we conclude.
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4.1 The MPPA-256 Architecture
4.1.1 An Overview
The MPPA-256 chip [de Dinechin 2013] was released in 2013 by Kalray. It
is one of the first homogeneous manycore chips dedicated to embedded com-
puting. The chip contains 256 user cores, or Processing Elements-PE. These
cores are fully available to the programmer for computing tasks. The chip is
highly modular as it is composed of 16 (4 × 4) clusters where each cluster
has its own frequency and clock domain. Clusters are connected through a
high performance Network on Chip organized in a torus topology providing
a scalable and robust communication system across the different power and
clock domains. In addition to the 16 clusters, there are also 4 I/O clusters to
provide access to external DRAM memory or PCIe interfaces, etc. User cores
(PEs) are VLIW processors whose Instruction Set Architecture is a Kalray’s
in-house design called "k1 processor" (or k1 architecture).
The MPPA-256 chip, depicted in Figure 4.1, is based on clusters of 16 PEs
connected to a shared amount of SRAM memory and dedicated to application
code processing. The 17th processor, referred to as the resource manager
Figure 4.1: The MPPA-256 many-core architecture.
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(RM), is distinguished by its privileged connections to the NoC interfaces
through event lines and interrupts. It takes the role of orchestra conductor for
the cluster and provides OS-like services. Each PE and the RM are fitted with
their own instruction and data caches, each cache being 2-way associative with
a capacity of 8KB. The memory hierarchy for the intra-cluster level, consists
in 16 memory banks of 128KB shared between processors in the same cluster.
Each bank has a memory controller connected to each pair of user processors.
If several PEs try to access memory at the same time, they may not access
the same bank. Even if they do so, the bus arbiter provides a fair access to all
requesters. Direct Memory Access (DMA) engine is available in each cluster
to provide hardware accelerated memory transfers. There are 2 DMA engines
(one in Rx, one out Tx) for communication with the NoC. Their efficient
usage is delegated to the software/programmer who becomes responsible for
making decisions about data granularity, the partitioning and the scheduling
of data transfers. The other memory issues are detailed and discussed in the
next section.
4.1.2 Memory Organization
One of the most critical components that determine the success of an MPSoC
based architecture is its memory system [Wolf 2008]. Whereas for conven-
tional architectures caches are an obvious choice, in MPSoCs several memory
design configurations can be considered using caches, scratchpad memories,
stream buffers or a combination of those. Even if the addition of cache mem-
ory is a sufficient solution for general-purpose scalar computing (and even
some portions of vector-oriented computations), its general effectiveness for
vector processing is questionable. The vectors used in streamed computa-
tions are normally too large to be cached and each element is visited only
once during lengthy portions of the computation. This lack of temporal lo-
cality makes caching less effective than it might be for other parts of the
program. In addition to traditional caching, other solutions to the memory
latency problem exist such as software prefetching. So, despite the continuous
technology improvement for building larger and faster memories, accessing
the main memory still remains the performance bottleneck in many hardware
systems. This limitation is even more critical because of: 1) the limited on-
chip memory capacity, especially compared to the increasing requirement of
handling larger data sets for embedded applications, and 2) the sharing of
the main main memory between the processing elements on the SoC. This is
more significant for data intensive applications that constitute a large part of
today’s applications (e.g. streaming applications). As embedded software de-
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Figure 4.2: MPPA-256 Memory Architecture with the three levels of arbitra-
tion: Bank Arbitration Level, Address selector and, Bus Arbitration Level.
velopers have requirements with regards to schedulability and timing aspects,
we have to know the memory latency?
Before discussing our technique to estimate memory access performance,
we first need to review the basic MPPA-256 architecture specifications. Then,
we can see how the memory access arbitration is done. The memory has
a hierarchical organization, as illustrated in Figure 4.2. The core memory
storage is divided into multiple banks. Each bank is a rectangular matrix
addressed by rows and columns. The arbitration of access to the MPPA-256
main memory is distributed into different levels:
1. Bus Arbitration Level: A first arbitration is performed at each bus
level. For each couple of PEs, there is one bus that is distributed to every
memory bank arbiter of the cluster. It includes a first arbiter to share
the accesses in a fair way for the data cache and the instruction cache
of each couple of PEs. Fairness is ensured by a round-robin arbitration.
Hence, if both data and instruction caches of both processors access to
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the bus at the same time, each one will have exactly one access on four
to the bus.
2. Bank Arbitration Level: Among one group such as (Rx, Tx DMA
engine, Debug interface) or (the 8 pairs of processors), accesses are dis-
tributed as peers, evenly in a round-robin fashion. Each memory bank
is coupled with a memory controller to arbitrate between concurrent
requests. The memory bank arbiter also uses round-robin methods to
distribute memory accesses to the specified bank i among the possi-
ble requesters. The difference is that there are two levels to distribute
accesses:
(a) A first level distribute: Evenly between two groups (Rx, Tx
DMA engine, Debug interface) and (the 8 pairs of processors)
(b) A second level distribute: Among one group such as (Rx, Tx
DMA engine, Debug interface) or (the 8 pairs of processors), ac-
cesses are granted as peers, evenly in a round-robin fashion
In order to ensure that a memory bank would not be a hot-spot for mem-
ory accesses, the distribution between the memory banks are configured
in two modes, the row mode or the block mode:
(a) The row mode: The row mode is the default mode. Addresses
between in [0, 63] are assigned to bank0, addresses in [64, 127] are
assigned to bank1, addresses in [128, 191] are assigned to bank2, etc,
until addresses in [960, 1023] that will be assigned to bank15. Ad-
dress (1024) returns to bank 0, and so on. In fact, a memory bank
is organized in lines of 64 bytes (same as PE caches) and the next
address after the end of a line is in the following bank (modulo the
number of banks i.e. 16). So if an access crosses a line boundary,
it changes the accessed memory bank.
(b) The block mode: The block mode address in [0, 131071] is as-
signed to bank 0, the block address in [131072, 262143] is assigned
to bank1, etc, until block address in [1966080, 2097151] assigned to
bank15. 2097151 is the last usable address of the 2MB memory per
cluster.
3. Priority: There are two levels of priority. The highest one is assigned
to RM (resource manager) and DMA. They have priority access over
the processing elements.
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4.2 Memory Access
4.2.1 Problems with existing solutions
As all cores share the limited memory bandwidth and a bank can only process
one request at a time, a large number of outstanding requests increase the con-
tention for the memory data and command buses. All of these effects increase
the latency of memory accesses by adding queuing delays, time spent waiting
for the memory controller to start servicing a request. The communication
cost (i.e. access time) is broken down into three types:
• Arbitration cost : the time needed to arbitrate between processors send-
ing simultaneous access requests to shared communication resources at
run-time.
• Synchronization cost : the time needed to check, at run-time and for
each actor, if the minimum number of data is available in the associated
input FIFO buffers.
• Transfer delay : the mean-time needed to transfer input and output
tokens from and to the private memory of processing elements.
Synchronization checks are done whenever processors communicate: the
sending processor ascertains that the buffer it is writing to is not full, and
the receiver ascertains that the buffer it is reading from is not empty. For
periodic schedules, the synchronization cost is equal to zero, because periodic
behavior guarantees that an actor ai ∈ Aj will consume tokens produced at
level (j − 1). This latter implies that actors executed on the same level can
start execution immediately at the beginning of a given period because all the
necessary tokens are available at the end of level (j − 1).
Arbitration cost depends on the order of accesses to memory bank con-
trollers. This order can be determined if we have exact knowledge of each
access time which is not feasible in practice. In fact, under static or dynamic
schedules, the order of accesses to memory cannot be determined. This is also
the case for fully static schedule where we assume a very tight estimation of
worst-case execution time of actors. In [Khandelia 2006], Khandalia et al. ex-
plored the solution of imposing an ordering of interprocessor communication
operations in statically scheduled multiprocessors. Their method is based on
finding a linear ordering of communication between actors at compile time
which could minimize synchronization and arbitration costs. This is part of
a larger research effort [Ausavarungnirun 2012, Ebrahimi 2011, Mutlu ] based
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on access ordering, or on changing the order of memory requests to improve
the rate at which those requests are serviced but this is obtained at the ex-
pense of some run-time flexibility.
Nonetheless, this dissertation focuses on analyzing memory access perfor-
mance without imposing any constraint on communication operations. Reor-
ganizing memory access and synchronization requests are beyond the scope of
this thesis. At run-time, actors are executed according to the assigned order
of the STP scheduler. After defining the scheduling strategy, the resulting
mapping can be evaluated in the target architecture using simulation, trace
analysis or analytical models. Simulation-based approaches require applica-
tion specification in a high-level language or assembly, compiled to a particu-
lar architecture [Crowley 2000]. Simulation-based design process is unreliable
due to the uncertainty in the amount of performance metrics required by the
application at run-time like the amount of hardware resources. The resource
demand fluctuates during execution due to arbitration of shared resources that
can change the execution order of processors requests at run-time. The reason
is that the initial state of the arbiters in the system is unknown at the mo-
ment the task is started. Therefore, access order to shared resources granted
by an arbiter is not known at compile-time. A different order in which re-
quests are granted can result is a completely different temporal behavior since
it is dependent on other actors temporal behavior. Another disadvantage of
a simulation-based design is that it is difficult to reproduce the same tem-
poral behavior in order to draw conclusions about critical situations. Since
generating a trace is based on using an accurate simulator, simulation and
trace analysis are somewhat similar. However, trace based analysis is limited
by the fact that it only captures details of a single execution for a particular
workload [Lahiri 2006].
Analytical models promise a fast evaluation able to explore a larger design
space to be explored [Wolf 2006, Gries 2003]. The current design practice is
that timing constraints of applications are guaranteed by making use of ana-
lytical techniques. Our approach addresses the three main sources of unpre-
dictable behavior. We address unpredictability of application algorithmic by
employing a deterministic Model of Computation (MoC). The determinism of
Cyclo-Static Dataflow model guarantees that temporal behavior of communi-
cation and computation are independent and that communication operations
are explicitly modeled. The restrictions of CSDF model are enforced by a
programming language, ΣC [Goubier 2011, Aubry 2013a] developed by the
MPPA team in the LaSTRE Laboratory of CEA-Saclay. We address resource
sharing unpredictability by designing the run-time management strategy of
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shared resources. The resource managers are the arbiters already implemented
on the MPPA-256 platform. In our analysis, we discuss how to compute com-
munication overheads by analytically modeling arbitration strategies of shared
resources. The last source of unpredictable behavior is mapping. Our local
scheduler is a mix of self-timed and periodic policies. The goal is to derive
the worst-case and the best-case latencies, while conserving the desired per-
formance of dataflow applications. Based on these hypotheses, we can derive
the first parameters of the analytical model.
Definition 4.1 For any CSDF graph G, the worst-case (or/and the best-
case) overhead Oi of any actor ai ∈ lj depends on the maximum number of
requests to memory, mβj , of its associated level lj:
Oi =↑ f(mβj), ∀lj ∈ l, and ∀ai ∈ lj (4.1)
Oi cannot depend on the exact time when a processor sends a request of
access. Then, the communication overhead is defined for each set of actors ex-
ecuted simultaneously. Since, in STP schedule, actors are assigned to periodic
levels:
Oi = Olj , ∀ai ∈ Aj (4.2)
4.2.2 Defining Memory Access Behavior
Communication performance models play an important role in the optimiza-
tion of parallel applications on computate clusters. Our strategy is based on
analyzing the temporal behavior of simultaneously executing actors and on
taking the worst-case scenario about the overhead caused by the exchange
of data between processors and the arbitration of access to shared resources.
When accessing shared resources, a task may be waiting on a processor, while
another processor gets access to the shared memory, which may change the
accuracy of estimated communication cost. Therefore, arbitration overhead
is in most cases due to simultaneous accesses to the shared memory. Ac-
cordingly, we define interprocessor communication overhead as a monotonic
increasing function of the number of conflicting memory accesses. An ideal
intuitive approach should have the following features:
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(1) Let Ξi be the total number of memory requests of task ai (including
data and program requests) over the time interval [t1, t2]. Ξi ∈ N?.
(2) Let Ξj be the total number of memory requests of task aj (including
data and program requests) over the time interval [t1, t2]. Ξj ∈ N?.
(3) It follows that the maximum number of conflicting memory requests
Ξmax between ai and aj in the time interval [t1, t2] is defined as:
Ξmax =| Ξi − Ξj | (4.3)
where t1 and t2 are the start time and the finishing time of actors ai and aj.
Now, the questions that arise are: (1) How to evaluate t1 and t2, (2) Is t1 an
upper or a lower bound of the starting times of actors?, (3) Is t2 an upper or
a lower bound of the finishing times of actors?, (4) How can we modify the
analytical model if t1 and t2 are not the same for both actors, so that we can
get an upper bound of MΞmax?, and (5) How to guarantee the tightness and
safeness of Ξmax?
In a fully-static scheduler, mapping, ordering and timing are done at
compile-time. Timing is defining the exact firing time of each actor which
is assumed to be known at compile time, based on a very precise estimation
of the worst-case execution times of actors. This strategy cannot be used
in practice because, in analytic models, we use an upper bound of execution
time which is not the real value of worst-case execution time. In addition, ac-
tors have variable execution times, especially between iterations of the CSDF
graph, and this is due to different reasons: (1) Sender-receiver synchroniza-
tion mechanism, (2) Communication model and (3) Arbitration mechanisms
in shared resources (i.e. buses, memory,etc). Even with an accurate analytical
model that predicts communication times, we can only determine an upper (or
a lower bound estimation), but not the actual value. In a self-timed schedule,
the assignment and the ordering of actors is performed at compile time. The
only run time constraint on processors that STS imposes is data dependen-
cies. Each actor fires as soon as there are enough tokens in all of its input
edges. In [Moreira 2007], authors proved that, because of monotonicity, and
using worst-case self-timed schedule, it is possible to derive an upper bound
of the start time of actors. This is not enough for our analysis because even
with good estimates of start time and finishing time of actors, we have no
guaranteed information about the time at which processors can send requests
to the memory. Self-timed periodic schedule states important properties for
temporal analysis because the invocations of actors as well as their sub-tasks
are executed periodically; starting and finishing times of actors can be defined
at compile-time.
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4.2.3 Access Ordering
A comprehensive solution to the memory latency problem should exploit the
richness of the full memory hierarchy, of both the architecture and the char-
acteristics of its components. Another key point is that the requests ordering
strongly affects the performance of all these memory devices. First, it is im-
portant when the accesses to different banks can be performed faster than
successive accesses to the same bank (two possible scenarios in MPPA-256
architecture). In addition, the order of reads with respect to writes affects
bus utilization because every time the memory controller switches between
reading and writing, a bus turnaround delay must be introduced to let data
traveling in the opposite direction.
Second, it is also important to define the access time for a given request
(i.e. a PE most of the time). It depends on the concurrent elements and their
nature or distribution. The access times vary, in an unpredictable way, but
we can safely assume that it is the base time plus a random amount of cycles
between zero and the number n of concurrent elements. If we define a random
variable D with values in 0,1,...,n, then the access time in cycles:
t = t0 +D (4.4)
where t0 represents the time spent in sending a request to the controller, and
once the request is satisfied, back to the processor. Let us consider that t0 is
constant because there is no memory coherence protocol. The value of n will
depend on the maximum period of accesses in the worst case (or in the best
case) of expected concurrency. For example, if the concurrency is between
two cores with the same priority level then n = 1. For 3 cores, n = 2 if the
interest core is on one bus and the two others are on another bus. n = 3 (i.e.
2× 2− 1) if the interest core is on the same bus as another concurrent core.
If we consider the three levels of arbitration, the value of n will be:
1. n = (4 − 1): A first round-robin arbitration between instruction and
data cache requests for each couple of PEs using the same bus. So for
each couple of PEs, one access on four can be satisfied.
2. n = (8 × 4 − 1): For eight couples of PEs, if the requests are assigned
to the same memory bank controller, the access delay is multiplied by
eight. We assume the worst-case scenario in which the request of the
interest core is the last one to be satisfied.
3. n = (2× 8× 4− 1 = 63): Since DMA and RX have a priority of access
over the PEs, the access delay is multiplied by two. In the worst-case,
delays can be any integer between 0 and 63 cylces.
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Figure 4.3: Conceptual example showing the Round-Robin mechanism for
servicing requests.
It is possible to get a delay equal to zero if the access is done in the
best-case conditions; the requester is the first one to access the memory. The
request order is important to derive precise lower and upper bound for memory
latency.
4.3 Single-Bank Memory access Case
For a simplified problem, with only few processors and few concurrent tasks
with few accesses to memory, the worst-case communication overhead cannot
affect so much the worst-case latency of the application. The non-obvious
result is that when the number of processors and accesses to a single-bank
memory are very high, the mean access time is deeply impacted by the con-
current accesses. In this section, we introduce an execution scheme to de-
termine an upper and a lower bound for single-bank access overhead. Our
evaluation model the memory system precisely with all bus/bank conflicts,
queuing delays, and timing constraints.
4.3.1 Worst-case Analysis
Motivating Ideas During its life cycle, a processor alternates between two
episodes : 1) memory episode, where the processor is waiting for the memory
request to be serviced, and 2) compute episode, where no memory requests
are issued by the processor. Instruction throughput (Instructions Per Cy-
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cle) is high during the compute episode, but low during the memory episode.
When a processor is in its memory episode, it is likely to be stalled, degrading
core utilization. Therefore, to maximize the estimated system throughput,
it is necessary to minimize the estimated time that processors spend in their
memory episodes.
How to Predict Which Memory Request Will Be Serviced First?
Unfortunately, it is not possible to know which memory request is sent before
others, as shown in Figure 4.3. The order of memory requests is not known
a priori and is hard to predict because a processor may initially have a few
outstanding memory requests, but may continuously generate more requests
as soon as some are serviced and, eventually, turn out to have a very long
memory episode. But, what it is possible to know is the attained service of
an episode. The attained service is defined as the total amount of memory
requests reveived from each processor during a memory episode.
This is the key point we exploit. The attained service of a memory episode
is an excellent predictor of the length of the memory episode, as explained in
section 4.2.2. During each level (period), the memory-bank controller tracks
each processor total attained service. At the beginning of the next level, the
memory controller has already serviced all the requests. This is specific to the
STP and SPS models. We define: Πi the number of processors executing level
li, li = [li,P1 , li,P2 , ..., li,PΠi ] the set of actors or sub-tasks of actors executed in
level i, such that li,Pρ denotes the set of actors of level i executed on processor
ρ, ∀ ρ ∈ [1,Πi]. Let M = [M1,M2, ...,Mα] be the set of memory service rates
in each level, where Mi = [0,m1i ,m2i , ...,m
Πi
i ], ∀ i ∈ [1, α]. mji is the number
of requests (accesses) to memory sent by processor j, one of the processors
executing level i actors. Note that a given processor can have multiple tasks
in each level.
The memory service rate (MSR) of the application can be extracted at
compile-time. In our model, we consider mji (MSR factor), a constant value
since the program code is sequential and the execution is static. Using ex-
tracted execution access traces from simulation results, we capture memory
references of the entire application as depicted in Figure 4.4. The simula-
tion time needed to generate these parameters was in order of minutes. The
longest time was spent to derive the memory trace of each node in the applica-
tion graph, because most of them contain over tens of nodes. Even programs
with short execution times may generate traces requiring gigabytes of stor-
age. These limitations can be alleviated with partial data traces representing
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Figure 4.4: Memory access trace for the three-stage pipeline example extracted
from ΣC simulation results.
a subset of the access footprint of the target. Such traces tend to be com-
paratively small and less expensive to collect while still capturing the most
critical data access points.
Once the STP model is applied and the the execution traces are extracted,
we derive the MSR parameters. These are the key parameters of the proposed
analytical communication model. In fact, the resulting communication model
should have the following properties:
• [P1] A tight estimation: Simultaneous accesses to memory are divided
into categories according to the degree of conflict. For each category, we
define a penalty depending on the arbitration mechanism of the memory
controller. As a result, memory accesses get a variable penalty.
• [P2] A safe estimation: At least, one category from the above mentioned
gets the maximum penalty. This guarantees that the upper-bound esti-
mation is safe.
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Figure 4.5: Memory access overhead assigned to the different categories of
MSR
We assume that, for the (Πi − 1) potential concurrent tasks on a single
memory bank, the minimum number of accesses in a given level has the maxi-
mum overhead ([P2]). M = [M1,M2, ...,Mα] is the set of memory service rates
in each level, whereMi = [0,m1i ,m2i , ...,m
Πi
i ], ∀ i ∈ [1, α]. mji is the number of
requests (accesses) sent by any processor j to the memory. The elements ofMi
are sorted in ascending order: ∀i ∈ [1, α], ∀j ∈ [1,Πi] m1i ≤ m2i ≤ ... ≤ mαii ,
such that mk+1i 6= mki , ∀k ∈ [1,Πi]. The new dimension of vector Mi is noted
αi. The ordering among the different MSR parameters in a given level gen-
erates multiple categories of access noted δk, ∀k ∈ [1, αi]. The idea is to use
variable penalties for the different categories, according to the resulting order
in Mi, to achieve a more accurate estimation. It is necessary to record the
categories order, as shown in Figure 4.5. In the worst-case scenario, accesses
of δ1 category gets the highest penalty. Then, If we only consider memory
controller arbitration overhead, according to properties [P1] and [P2], the
worst-case communication overhead of any level li is given by:
Oli = 0, if Πi = 1
Oli = (m
1
i − 0)× 1× tc, if Πi = 2 , αi = 3
Oli = (m
1
i − 0)× 2× tc + (m2i −m1i )× 1× tc, if Πi = 3 , αi = 4
.
.
.
Oli =
Πi+1∑
δ=1
((mδ+1i −mδi )× (Πi − δ)× tc) (4.5)
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where tc is the time needed from the controller to access memory and costs
one RAM cycle [de Dinechin 2013]. Equation (4.5) implies that the minimum
difference in the number of accesses by processors, for a given level, gets the
maximum overhead and so on. In each level, memory requests do not have
the same penalty. The penalty decreases with the frequency of memory access
that be executed concurrently:
freqaccess = (m
δ+1
i −mδi ), ∀ δ ∈ [1,Πi + 1] (4.6)
This gives us a tight estimation of the worst-case overhead since accesses
get a variable penalty. Using Equations (4.5) and (4.7), we can derive the
worst-case overhead of level i by adding the transfer delay:
Oi =
Πi+1∑
δ=1
(freqaccess × (Πi − δ)× tc) + max
j=17−→Πi
{mji} × t0 (4.7)
4.3.2 When Considering Bus Concurrency and DMA/RX
Priority
For each couple of PEs, one bus is distributed to every memory bank arbiter
of the cluster. In each bus reading a memory bank arbiter, a first round-
robin arbitration between the data and instruction caches of both PEs occurs.
Hence, if for both processors, the data and instruction caches require access
to the bus, each one has exactly one access out of four to the bus. However, if
two (or more) processors are not using the same bus, there is one access out
of two to be serviced. Let Xα represents the maximum number of concurrent
elements such that:
Xα = αBxB × αΠxΠ × αPxP (4.8)
where, (αB, αΠ, αP ) is the set of parameters such that αx = 1 if the cost of
element x arbitration is taken into account. αB denotes the bus arbitration,
αΠ denotes the bank controller arbitration and αP denotes the priority level
arbitration. Similarly, xi represents the maximum number of concurrent ele-
ments in the different hardware elements (or Controllers). For the bus access,
there are two possible cases:
• xB = 2: the concurrent processors do not belong to the same couple of
PEs.
• xB = 4: the concurrent processors belong to the same couple of PEs.
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For a single bank controller, xΠ depends on the number of processors, such
that xΠ ∈ [1, ..., 16[. For the STP model case, the accuracy is improved be-
cause the number of processors executing each level is not all the time the
maximum number of processors in MPPA-256 cluster (16 processors). It is
also not the same for all levels and defined at compile-time. Therefore, com-
munication overheads change between levels.
DMA is a hardware device that provides a cheap and fast way for trans-
ferring data. It is an important feature of many hardware systems including
hard disk drive controllers in general purpose computers, graphics cards and
systems-on-chip. The main job of the DMA is to copy data (and sometimes
instructions) from one memory location to another without involving the pro-
cessor. In MPSoCs, DMAs are particularly useful to relieve the cores from
costly data transfers between off-chip memory and on-chip memory where a
read or a write operation takes hundreds, sometimes thousands, of cycles.
This is especially useful for the implementation of data intensive applications,
that constitute a large part of today’s applications, imposing a frequent access
to the off-chip memory to transfer large data sets due to the on-chip memo-
ries limited capacity. For performance reasons, DMAs have a higher priority
compared to user processors. However, DMA and Rx have the same priority
so xP can be equal to 1 in the absence of DMA access or 2 otherwise.
If we consider bus/bank controller arbitration and if a level is executed
using 3 processors, then, two cases are possible:
• case[1]: 2 out of 3 processors (P1 and P2) are sharing the same bus.
Then x1b = 4, x2b = 4 and x3b = 2.
• case[2]: All processors are using distinct buses. Then x1b = x2b = x3b = 2.
Let us assume that mj represents the number of data and instruction
memory requests, so for a given processor j, the maximum serviced requests
will be equal to:
mk,i =
⌈
mj
xkb
2
⌉
(4.9)
4.3.3 Best-case Analysis
The Best-case execution of a given application happens when the concurrency
conflicts (or resources usage) are few. It is used in computer science to describe
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the behavior of an algorithm under optimal conditions. In our analytical
communication model, optimum condition can be achieved by assigning the
minimum penalty to the maximum frequency of accesses, as follows:
Oli =
Πi+1∑
δ=1
((mδ+1i −mδi )× δ × tc) (4.10)
4.4 Communication Model under Self Timed Sc-
hedule
In our approach to communication models, we descibe in the previous sections
how to define an inter-processor communication overhead for each level in self
timed periodic schedule. In this section, we want to define an analytical
communication model for a self-timed schedule (STS). Under STS, actors are
executed as soon as possible. Let us replace the period of levels by a global
period. The global period of an STS is defined as the minimum time needed
to execute J iterations of G. So, let ΠG be the maximum number of processors
needed to execute the graph J times. The communication overhead can be
defined as follows:
Oli =
ΠG+1∑
δ=1
((mδ+1i −mδi )× (ΠG − δ)× tc) (4.11)
This model includes the arbitration cost only. It is possible to add the
transfer delay because it is considered constant. However, synchronization
points are difficult to predict. Then, the synchronization cost is very difficult
to define. It also depends on the synchronization model (software or hardware)
applied. Let us assume that the synchronization cost is constant and exists
for the STS policy. The communication overhead under STS is defined as:
OG =
ΠG+1∑
δ=1
((mδ+1i −mδi )× (ΠG − δ)× tc) + max
j=17−→ΠG
mj × t0 +Osync (4.12)
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4.5 Random-Banks Memory access Case
In this thesis, we only address the single-bank memory access case. We present
in this section an introduction to the random-access memory access and a
brief overview of the work presented by Louise in [Louise 2013]. The shared
memory cluster consists of a set of Π processors and m memory modules. The
processor-memory communications are established through a global shared
multiple-bus interconnection mechanism (MBIN). Conflicts arise when more
than one processor attempt to access the same memory module or try to use
the same communication link. This decreases the acceptance rate of memory
requests, thereby degrading the effective memory bandwidth defined as the
average number of busy memory modules in each memory cycle, such that:
BW =
Nbusy
mcycle
(4.13)
Nbusy is the total number of busy memory modules during mcycle cycles.
Other performance metrics of such a processor-memory system include the
mean waiting time for a memory request. The memory reference pattern of
the processors can be uniform or non-uniform. A pattern is said to be uni-
form if all the processors have the same probability of accessing any memory
module [Louise 2013, Bhandarkar 1975, Skinner 1969]. Otherwise the mem-
ory reference pattern is non-uniform [Chen 1991] and depends on the locality
of reference in the computation requirements. From the view point of non-
uniform access, a memory module can be classified either as favorite or hot.
Each processor may have a favorite memory module(s) which it accesses more
frequently than others. Or, the processors might access a particular module(s)
more frequently than the others (e.g. global variables) called hot-spot(s).
[Louise 2013] deals with probabilistic contention issues when accessing uni-
formly the shared memory modules of MPPA-256 architecture. For the n
potential concurrent elements on m memory banks, the conditional probabil-
ity of one interest element being in concurrence with i others in its access (with
i ∈ 0, 1, ..., n), based on uniform memory reference pattern are [Louise 2013]:
pi,n,m =
(
1
m
)i(
m− 1
m
)n−i(
n
i
)
(4.14)
The probability of a given element accessing the interest bank is 1
m
and
the probability of a given element not accessing it is m−1
m
. The total number
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of possible states is given by
(
n
i
)
and consequently the Formula 4.14 is
straightforward. Authors in [Louise 2013] tried to characterize the memory
access delay by defining the mean access time and the associated standard
deviation. They made the assumption that clock jitters between clock do-
mains in the MPPA-256 clusters could be accounted for by supposing that
the position in the round-robin is a random variable. The characterization
of mean access delay is also important (as well as worst-case access delay)
because it provides good insights on the performance of the system and on
its limitation. This last work can be loosely compared to works done on
mastering real-time properties of DRAM banks for tasks such as the one by
Reineke et al. [Reineke 2011]. They introduced a novel DRAM controller
design that is predictable and that significantly reduces worst-case access la-
tencies. Of course lots of other studies have been published done for multicore
accesses to external memory through a single bus (the usual SMP architec-
ture) e.g. [Rosen 2007] for a recent work. Other approaches are based on
mastering timings for embedded multi- and many-cores, see the MERASA
project [Ungerer 2010].
4.6 Conclusion
This chapter describes a multiprocessor with a shared multi-banks memory
architecture that uses controllers to arbiter the accesses between processors.
So processors can access the memory banks concurrently. This architecture
also increases the flexibility, because the number of communication channels
and buffer capacities can be adapted by changing the software. However,
the uncertainty in temporal behavior is increased at design time, because a
processor can suffer from stall cycles when accessing a shared memory. Nev-
ertheless, we prove in this chapter that a conservatively-estimated upper and
lower bounds of these stall cycles can be derived.
Chapter 5
STP Scheduling: Validation and
Results
In theory, there is no difference between
theory and practice. But, in practice, there is.
Jan L. A. van de Snepscheut
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Digital systems design consists in fitting one or several applications onto
a given platform with limited resources while satisfying predefined criteria.
Chapter 2 exposed some basic concepts that are required for designing a com-
plete software framework for running dataflow applications. Chapter 3 and
Chapter 4 presented algorithms and methodologies for mapping CSDF ap-
plications onto target platforms. The mapping of the application onto the
target platform consists in assigning actors to the different processing units
and in converting the application code into implementation code with respect
to their assigned target. In this chapter, we evaluate the proposed scheduling
framework and design flow by performing a set of experiments. The first ex-
periment evaluates the first phase of the proposed design flow by computing
the repetition vectors of applications. The second experiment evaluates the
scheduling framework proposed in Chapter 3. Namely, it evaluates the fol-
lowing performance and resource usage metrics for streaming programs under
four different types of self-timed periodic scheduling: (1) throughput; and (2)
latency. It also compares these metrics to their counterparts obtained under
strictly periodic scheduling (Implicit-Deadline Periodic (IDP) task model),
and self-timed scheduling.
Unless mentioned otherwise, all the experiments were performed on the
Kalray MPPA-256 chip.
5.1 Streaming Benchmarks
We evaluate our proposed software framework by performing different exper-
iments on a set of 10 real-life streaming applications issued from different
domains (e.g., signal processing, video processing, mathematics, etc.) and
from different sources in order to check the efficiency of STP scheduling.
The first source is the ΣC benchmark from which we selected four streaming
applications. These benchmarks are tested in the Kalray MPPA-256 clus-
tered chip, to derive the execution times of actors measured in CPU clock
cycles. The second source is the SDF 3 benchmark from which we selected
five streaming applications [Stuijk 2006]. The last source is the StreamIt
benchmark [Thies 2010, Thies 2002]. The execution times of actors used in
the SDF 3 benchmark are specified by its authors for ARM architecture. For
the StreamIt benchmark, the execution times of actors are specified in clock
cycles measured on MIT RAW architecture. In total, 10 applications are con-
sidered, as shown in Table 5.1, with their associated number of actors A and
edges E.
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Table 5.1: Benchmarks used for the evaluation
Domain No. Application N origin
Signal Processing
1 Discrete cosine Transform (DCT) 4
CEA LIST2 Fast Fourier Transform (FFT) kernel 4
3 Multi-Channel beamformer 4
4 Filter bank for multirate signal processing 17 [Thies 2010]
Audio Processing
5 MP3 audio decoder 5 CEA LIST
6 Sample-rate converter used in CDs 6
[Stuijk 2006]
Video Processing
7 H.263 video encoder 5
8 H.263 video decoder 4
Mathematics 9 Bipartite graph 4
Communication 10 Satellite receiver 22
The graphs are a mixture of CSDF (ΣC applications) and SDF (StreamIt
and SDF 3 benchmarks) graphs. The use of synchronous dataflow (SDF)
models does not affect our scheduling policy because the SDF model, with its
static firing rules of actors, is a special case of the CSDF model. It is also
worth mentioning that the StreamIt benchmarks have been executed on the
MPPA-256 architecture. Authors in [Xuan 2014] presented a framework based
on a Python script which transforms StreamIt benchmarks in ΣC. This work
allows to understand better these two languages and to create a library of
benchmarks for ΣC using many existing StreamIt examples. Once translated
in ΣC, it is possible to run the translated benchmarks on the MPPA-256
architecture.
5.2 The Compilation/Mapping Algorithms and
Tools
Several design flows for mapping streaming programs onto MPSoC platforms
are surveyed in [Gerstlauer 2009], e.g. Distributed Operation Layer (DOL)
[Thiele 2007], CA-MPSoC [Shabbir 2010], and MAPS [Mazo 2013]. There are
also several academic tools such as Deadalus-DeadalusRT [Bamakhrama 2012a],
and Ptolemy [Brooks 2005]. In our experiments, we use the following compi-
lation tools.
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5.2.1 StreamIt Toolchain
The StreamIt language is part of a compilation toolchain that has the same
name [Thies 2010]. The StreamIt compiler frontend converts the application
code to legal Java code, which is then used to produce Kopi intermediate
representation (IR). The Kopi IR is translated into StreamIt high IR (SIR)
consisting of a stream graph of filters, pipelines, split-joins and feedback loops.
The structured stream graph produced by the compiler frontend is converted
into an unstructured flat graph, consisting of nodes representing filters, split-
ters and joiners. In order to generate the SIR code, each node in the flat
graph is visited in dataflow order. The entire flat graph of the application
is visited twice, first for the initialization stage and then for the steady-state
stage. The scheduler in the backend simulates the execution of the stream
graph and determines steady-states execution timings of the filters.
5.2.2 The ΣC Toolchain
The ΣC toolchain includes four main stages. The first stage named Frontend
performs syntactic and semantic analysis of the program and generates for
each agent a C source file with separate declarations. In the second stage, a
parallelism reduction is done in two different ways. The first method is based
on graph pattern substitution by replacing the predefined set of patterns by an
equivalent pattern of smaller size. The second method is a generic parallelism
reduction based on an equivalent agent merge. The third stage performs the
place and route, by assigning a set of agents to a given cluster, and adapts the
parallelism to the target. This problem is NP-complete in its general form:
the solution used by the toolchain is a metaheuristic based on simulated an-
nealing [Sirdey 2009]. The last stage generates a relocatable object file with
all the user code, user data and runtime data. Then, it generates the final
binary with the execution support. The diagram of this toolchain can be seen
in Figure 5.1.
As a compiler, ΣC can be compared to the StreamIt/RAW compiler, both
compile a high-level, streaming oriented, source code with explicit parallelism
on a manycore with limited support for high-level operating system abstrac-
tions. Besides these similarities, we can recognise a lot of differences between
these two languages. While StreamIt tries to create a SDF graph of connected
filters, the model of computation of ΣC is CSDF, which is also a special case
of dataflow process networks. Furthermore, the execution model supported by
the target is different: dynamic tasks scheduling is allowed on the MPPA-256;
the communication topology is arbitrary and uses both a Networks on Chip
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Figure 5.1: The four stages of the toolchain. Starting with an application
written in ΣC, we obtain an executable for the MPPA-256 architecture.
(NoC) and shared memory. The average task granularity in ΣC should be
far larger than the typical StreamIt filter because the current implementation
does not provide task aggregation by opposition to StreamIt. So a task switch
always pay a tribute to the execution support (see [Dubrulle 2012]). Another
difference stays in the way of conception of these two languages. In ΣC, it is
also not necessary to describe the concept of feedback loop because the task
graph model is more flexible than the series-parallel model of StreamIt. In
other words, feedback loops are used in StreamIt only to alleviate limitations
of the programming model.
5.2.3 The SDF 3 toolchain
SDF 3 is a tool for generating random SDFGs, if possible with certain guar-
anteed properties such as strong connectedness. It includes an API for SDF
graph analysis and transformation algorithms as well as functionalities to vi-
sualize them. We use the SDF 3 tool set for several purposes during the
experiments. SDF 3 is a powerful analysis tool set to analyze CSDF and SDF
graphs and to check for consistency errors, compute the repetition vector,
compute the maximum achievable throughput, etc. In this experiment, we
use SDF 3 to compute the minimum achievable latency of the graph and use
it as a reference point to compare the latency under the IDP and the STP
models. For the StreamIt benchmark, the graph exported is converted in the
XML required by SDF 3. For ΣC applications, the ΣC compiler can check
consistency errors and computing the repetition vector during its four stages
of compilation [Aubry 2013b]. The end-to-end latency of its applications is
calculated by using the execution times measured on the MPPA-256 platform.
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5.3 Scheduler
The STP scheduler accepts an unexpanded acyclic CSDF graph that will be
implemented on the MPPA-256 platform. The scheduler works in the following
way: it chooses the appropriate granularity to map actors onto processors
based on the decision tree depicted in Figure 5.2. We present a decision
tree to select between different real-time scheduling policies that we propose
for CSDF graphs. We start by verifying whether the application is safety-
critical or not. If the application is safety-critical, then self-timed periodic
scheduling with implicit deadline (with both repetitions vectors →q or →r ) is
chosen to guarantee time constraints and reduce the end-to-end latency. If the
application has less strict real-time constraints, self-timed periodic scheduling
with constrained deadline (with both repetitions vectors qi or ri ) can be
used to reduce the end-to-end latency. In both cases, we choose the self-
timed periodic scheduling that gives a better Latency, between STP (q) and
STP (r).
Figure 5.2: Decision tree for Real-Time Scheduling of CSDF.
5.4. Case Study: an MP3 Application 111
Table 5.2: Self-Timed Periodic schedule parameters
No. Application Q max(qiωi)
1 Discrete cosine Transform (DCT) 12 1800
2 Fast Fourier Transform (FFT) kernel 6 900
3 Multi-Channel beamformer 12 7800
4 Filter bank for multirate signal processing 600 113430
5 MP3 audio decoder 24 36
6 Sample-rate converter used in CDs 23520 960
7 H.263 video encoder 33 382000
8 H.263 video decoder 2376 10000
9 Bipartite graph 144 252
10 Satellite receiver 5280 1056
While assigning the actors to levels, as described in section 3.3.1, the
scheduler also creates a static order of the actors that are mapped onto the
same processor. After assigning and ordering actors onto processors, it derives
the global period of levels using Formula (3.7). The results (max(qiωi)) are
shown in Table 5.2. After defining the scheduler parameters, the scheduler
invokes the temporal analyzer that returns the following performance and the
resource usage metrics under STP models: (1) latency; and (2) throughput.
Finally, the results are compared to their counterparts obtained under self-
timed scheduling.
5.4 Case Study: an MP3 Application
In Figure 5.3, we show the CSDF graph of an MP3 application. The applica-
tion is implemented using the ΣC language of CEA LIST (see Section 2.2.2),
as depicted in Figure 5.4. In this application, the compressed audio is decoded
by the mp3 task into an audio sample stream. These samples are converted by
the Sample Rate Converter (SRC) task, after which the Audio Post-Processing
(APP) task enhances the perceived quality of the audio stream and sends the
samples to the Digital to Analog Converter (DAC). The CSDF graph is char-
acterized by two repetition vectors →q and →r . →r is the minimal set of actor
firings returning the data-flow graph to its initial state (see Formula (2.2)).
In the CSDF graph, each actor is executed through a periodically repeated
sequence of sub-tasks. Accordingly, →q is the minimal set of sub-tasks of actors
firings returning the data-flow graph to its initial state (see Formula (2.1)).
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Figure 5.3: CSDF graph of the MP3 application
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Figure 5.4: Equivalent ΣC graph of the MP3 application
For example, if r1 = 1 then q1 = 3 because actor mp3 contains 3 sub-tasks
(i.e., to get qi, we multiply ri by the length of the consumption and produc-
tion rates of ai). For the example depicted in Figure 5.3,
→
r = [1, 2, 2, 4, 4] and
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Table 5.3: Throughput and latency metrics for the MP3 application under
different scheduling schemes
STS IDP STP I(q) STP I(r)
Υ L Υ L Υ L Υ L
1/18 48 1/48 192 1/36 144 1/18 108
→
q = [3, 4, 4, 8, 8]. The worst-case computation time of each actor is shown
next to its name after a coma (e.g., 4 for actor mp3 ).
mp3
src1
src2
app
dac
0 48 96 144 196
0 36 72 108 144
0 18 36 54 72 90 108 126 144 162 180
180
(a)
(b)
(c)
mp3
src1
src2
app
dac
mp3
src1
src2
app
dac
Figure 5.5: Illustration of latency path for the the MP3 application shown
in Figure 5.3: (a) IDP (b) STP I(q) (c) STP I(r). An improvement of 25%
to 60% in latency could be achieved by the STP I(q) and STP I(r) schedules
compared to the IDP schedule
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The graph is an example of an unbalanced graph since the product of ac-
tor execution times and repetition is not the same for all actors (e.g., for
actors mp3 and src: 3 × 4 6= 4 × 9). Applying Algorithm 1, the num-
ber of levels for STP I(q) is α = 4 and we have 4 sets: A1 = {mp3},
A2 = {src1, src2}, A3 = {app}, A4 = {dac}. Applying Algorithm 2, the
number of levels for STP I(r) is α′ = 6 and we have 6 sets: A1 = {mp3},
A2 = {mp3, src1, src2}, A3 = {mp3, app}, A4 = {src1, src2, dac}, A5 =
{mp3, app}, A6 = {dac}. Given −→q = [3, 4, 4, 8, 8]T and −→r = [1, 2, 2, 4, 4]T , we
use Equation (3.5) and (3.7) to find the period of levels φ = 36 for STP I(q)
and φ = 18 for STP I(r), as depicted in Figure 5.5. This graph has two
output paths given by P = {p1 = {(mp3, src1), (src1, app), (app, dac)}, p2 =
{(mp3, src2), (src2, app), (app, dac)}. Finally, using Equation (3.12), we have
LSTP Ip1 (q)
= LSTP Ip2 (q)
= 144 and LSTP Ip1 (r) =STP Ip2 (r)= 108.
The maximum throughput and the minimum latency for this example,
under the Self Timed strategy, are shown in Table 5.3. We also see that the
IDP model [Bamakhrama 2014] pays a higher price in terms of increased
latency and decreased throughput for the unbalanced graph, up to 2.6× for
throughput and 4× for latency. Instead, the STP schedules achieve 25% to
60% improvement in latency compared to the IDP schedule. For our contribu-
tion, we propose two granularities of scheduling. This depends on whether we
use →q or →r as the basic repetition vector of CSDF. For the proposed example,
STP I(r) gives better results for latency. For throughput, STP (q) obtains the
same results as STS.
5.5 Experiment I: Latency Evaluation
In this experiment, we compare the end-to-end latency resulting from our STP
approach to the minimum achievable latency of a streaming application ob-
tained via self-timed scheduling and the one achieved under Implicit-Deadline
periodic scheduling. The STS latency is computed using the latency algorithm
of the sdf3analysis tool from SDF3 with auto-concurrency disabled and un-
bounded FIFO channel sizes.
Table 5.4 shows the latency obtained under STS, IDP, STP I(q), STP I(r),
STPC(q), and STPC(r) schedules as well as the improvement of these poli-
cies compared to the SPS model. We also show the improvement of these
two last policies compared to the IDP model. We report the graph maximal
latency according to Formula (3.12). For the IDP schedule, we used the min-
imal period given in [Bamakhrama 2014]. For the STP chedule, we used the
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Table 5.4: Comparison of Latencies
Application STS IDP STP I(q) EffSTP I(q)(%) STP I(r) EffSTP I(r)(%) STPC(q) EffSTPC(r)(%) STPC(q) EffSTPC(r)(%)
DCT 2500 7200 5400 38.3 4500 57.5 3500 78.7 3200 85.1
FFT 23000 36000 27000 69.2 32000 30.8 23000 100 23000 100
Beamformer 9500 25200 23400 11.5 30000 -30.6 12100 83.4 13700 73.3
Filterbank 124792 1254000 1247730 0.6 1247730 0.6 309033 83.7 309033 83.7
MP3 48 192 144 33.3 108 58.3 88 72.2 72 83.3
Sample-rate 1000 141120 5760 96.6 5760 96.6 2439 99 2439 99
Encoder 664000 1584000 1528000 6.1 1528000 6.1 779000 85.3 799000 85.3
Decoder 23506 47520 40000 31.3 40000 31.3 25880 90.1 25880 90.1
Bipartite 293 576 504 25.4 504 25.4 369 73.2 369 73.2
Satellite 1314 58080 11616 81.9 11616 81.9 2377 98.1 2377 98.1
minimum period vector given by Formula (3.7). We see that the calculation
of the STP schedule is not complicated because the graph is consistent and
an automatic tool could be implemented to find this schedule. The efficiency
is given by:
EffSTP I(q/r) =
LIDP − LSTP I(q/r)
LIDP − LSTS (5.1)
STP I(q) delivers an average improvement of 39.4% (with a maximum of
96.6%) compared to the IDP model for all the applications. In addition,
we clearly see that our STP I(q) provides at least 25% of improvement for
7 out of 10 applications. Only three applications, Filterbank, Beamformer
and H.263 Encoder, have higher latencies under our STP I(q). To understand
the impact of the results, we use the concept of balanced graph. According
to [Bamakhrama 2012b], periodic models increase the latency significantly for
unbalanced graphs. For our approach, Definition (3.2) and Formula (3.12)
indicate that if the product qiωi is too different between actors, the period of
levels φ and the latency L become higher. For actors where this product is
much smaller, wasted time in each level increases the final value of latency.
This is the main reason which prompt us to reduce these bad effects by using
the constrained-deadline self-timed periodic schedule STPC(q) and STPC(r).
We also see that the mis-matched I/O rates applications, Filterbank,
Sample-rate and Satellite, have higher latencies under static periodic schedul-
ing. This result could be explained using an interesting finding reported
in [Thies 2010]: Neighboring actors often have matched I/O rates. This re-
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Figure 5.6: Ratios of the latency under IDP, STP I(q), STP I(r), STPC(q)
and STPC(r) to the STS latency
duces the opportunity and impact of advanced scheduling strategies proposed
in the literature. This issue can be resolved by using our approach. In fact,
for nearly balanced graphs, i.e. graphs where the product qiωi is not too dif-
ferent between actors, such as Sample-rate and Satellite, we have a reduction
of 96.6% and 81.9%, respectively, for the end-to-end latency of each bench-
mark. For the remaining applications, the IDP model increases the latency
on average by a factor of 2.5 compared to the STS latency while this factor
for STP I(q) is 2.
For the STP I(r) approach, we have an average improvement of 35.8%
compared to the IDP model for all the applications. For 8 out of 10 bench-
marks, this scheduling policy give at least the result given by STP I(q). Only
two applications, Beamformer and FFT, have lower performance when using
this scheduling policy. The main reason is that the STP I(r) gives a finer
granularity based on the repetition vector →r . This means that if →r is too
close to
→
1 , the sum of wasted times in each level significantly increases the
end-to-end latency.
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Table 5.5: Results of Throughput comparison
Application ΥSTS ΥSTP I(q) ΥSTS/ ΥSTP I(q)
Filterbank 8.81 × 10−6 1/113430 1.0
Sample-rate 1.04 × 10−3 1/960 1.0
Encoder 4.73 × 10−6 1/382000 1.8
Decoder 1.0 × 10−4 1/10000 1.0
Bipartite 3.96 × 10−3 1/252 1.0
Satellite 9.46 × 10−4 1/1056 1.0
For this reason, we extend our result by using two other constrained dead-
line approaches, STPC(q) and STPC(r). The constrained deadline model
assigns to each task ai a deadline Di ≤ φ, where φ is the period of the lev-
els. Figure 5.6 shows the ratio of the latency of three scheduling policies
(IDP, STPC(q) and STPC(r)) to the minimum achievable latency (i.e., STS
latency). A ratio equal to 1.0 means that the STPC(q) and STPC(r) ap-
proaches latency equal to the STS latency. We see that the STPC(r) model
achieves nearly the minimum achievable latency for 7 graphs. In addition,
these approaches achieve, on average, 86.4% of improvement for STPC(q)
and 87.1% for STPC(r) compared to the IDP latency; it means that we have
only 13.6% and 12.9%, respectively, degradation of latency compared to STS.
This degradation is negligible for a schedule that guarantees periodic prop-
erties. However, using the constrained deadline model requires a different
schedulability analysis. Therefore, a detailed treatment of how to reduce the
latency by using these approaches needs further research.
5.6 Experiment II: Throughput Evaluation
In this experiment, we compare the throughput resulting from our STP ap-
proach to the maximum achievable throughput of a streaming application
obtained via self-timed scheduling. Computing the throughput of the STS us-
ing SDF3 is done using the algorithm throughput of the sdf3analysis−(c)sdf
tool.
The last column of Table 5.5 shows the ratio of the STS schedule through-
put to the STP I(q) schedule throughput (ΥSTS/ ΥSTP I(q)). We clearly see
that our STP delivers the same throughput as STS for 5 out of 6 applications.
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The only application that has a lower throughput is H.263 Encoder but the
difference is negligible (approximately 10−6). This shows one more advantage
of using our STP framework.
5.7 Conclusion
We prove that actors of a streaming applications, modeled as CSDF graph,
can be scheduled as self-timed periodic tasks. As a result, we conserve the
properties of a periodic scheduling and, at the same time, improve its perfor-
mance. We also show how the different granularities offered by CSDF model
can be explored to decrease latency. We present an analytical framework for
computing the periodic task parameters. The proposed scheduling framework
and design flow are evaluated through a set of experiments. The results show
that our STP approach reduces significantly the latency compared to the IDP
model and delivers the maximum throughput achieved under the STS model.
Chapter 6
Conclusion
The science of today
is the technology of tomorrow.
Edward Teller
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6.1 Summary
Consumers expect more and more functionality to be integrated into novel
multimedia devices. At the same time, they expect a seamless and reliable
behavior of these devices. This implies the design of more complex multime-
dia applications, which, following the technology and design trends, need: (1)
to run on multiprocessor systems; and (2) to call for new design flows that
solve the specification and the validation problems. A design flow is needed
to ensure two key properties, namely, functional determinism and temporal
predictability. This implies that the timing behavior of the hardware, the
software, as well as their interaction can be predicted.
This thesis proposes the design methodology of parallel software oriented
towards safety-critical applications for MPSoCs. Predictable design cannot
be realized without the support of models that provide a very good combi-
nation of expressiveness and analysis potential. The Cyclo-Static Dataflow
(CSDF) Model-of-Computation is used in this thesis as it matches well the
dataflow dominated behavior of multimedia processing. It can capture many
mapping decisions, and it allows design-time analysis of timing and resource
usage. Since the introduction of the dataflow models, a considerable effort has
been made to solve the static-periodic scheduling problem. In Chapter 2, we
present a survey of dataflow models of computation together with the existing
algorithms for static scheduling of (C|H)SDF graphs.
Scheduling has a direct impact on the performance metrics. Although
throughput is a salient performance metric, not all timing aspects of applica-
tions can be analyzed using only throughput. For example, for interactive ap-
plications like telephony, video conferencing and gaming, besides throughput,
latency plays an important role as well. To the best of our knowledge, most
existing works have proposed periodic scheduling solutions that ignore latency
or can even have a negative impact on it: the results are quite far from those
obtained under self-timed scheduling (STS). In this thesis, we studied how to
improve latency and throughput of periodic scheduling, while still being capa-
ble of maintaining its properties in order to meet the required guarantees for
the streaming applications. Most of the existing scheduling solutions assume
independent real-time tasks. Its major problem is that synchronization can
only be done between each couple of dependent actors. The problem becomes
considerably more complex. As a basis for a periodic scheduling approach,
we picked the one presented in [Bamakhrama 2014]: authors observed that
a CSDF graph can be scheduled infinitely by repeating a periodic schedule
following its repetition vector. It is a scheduling policy with a deterministic
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behavior, developed for generating periodic scheduling with a minimized com-
plexity of the schedulability test and a minimized synchronization overhead.
This is presented in Chapter 3.
This type of periodic schedules can achieve optimal performance solely
for matched I/O rates graphs; a property that can never be guaranteed at
run-time. As a result, we proposed a scheduling framework with which it is
analytically proven that any well-formed streaming program, modeled as an
acyclic CSDF graph, can be executed as a set of real-time self-timed periodic
tasks. The proposed framework shows that both strategies can be used si-
multaneously and that they complement each other. The STS part improves
the performance metrics of the programs, while the periodic model captures
the timing aspects. Additionally, with the scheduling framework (explained
in Chapter 3) we obtain the following results:
1. STP is the first scheduling strategy that explores the different granular-
ities naturally offered in CSDF model in which actors are considered as
a set of sub-tasks.
2. We study latency and throughput analysis. We develop analysis tech-
niques to verify upper bounds on latency when considering variable com-
munication times.
3. In order to satisfy timing and resource constraints for task graphs with
data-dependencies, we compute analytically the minimum buffer capac-
ities required.
4. We also propose the use of a predictable design flow in order to obtain a
predictable system. Therefore, we solve the problem of resource sharing
unpredictability for the case of the MPPA-256 platform. As a result,
we prove that a worst-case and a best-case communication overhead can
be obtained for a chain of dataflow self-timed periodic tasks. This is
presented with more details in Chapter 4.
The proposed scheduling framework and design flow are evaluated through
a set of experiments. It shows the efficiency of self-timed periodic scheduling in
terms of (1) throughput, and (2) latency. It shows that, the implicit-deadline
STP model delivers an average improvement of 39.4% (with a maximum of
96.6%) compared to the periodic model (the strictly periodic schedule (SPS)
in [Bamakhrama 2014]) latency. For constraint-deadline STP model, the av-
erage improvement is much larger; around 86.4% of improvement compared
to the SPS latency. It is worthy to note that 86.4% represents the efficiency
122 Chapter 6. Conclusion
of STP compared to STS; it means that we only have 13.6% degradation of
latency compared to STS. The experiments also show that, for 9 out of 10 of
the benchmarks, STP scheduling results in optimal throughput.
6.2 Open Problems and Future Research
A number of perspective research directions can represent a natural continu-
ation of these thesis works.
• Extensions for More Expressive MoCs:
The presented design flow focuses on streaming applications. Often
modern streaming applications contain also a control part. Therefore,
it might be interesting to study an extension of the design flow to deal
with dynamic MoCs which model programs that change their behavior
during run-time (e.g. Boolean Data-Flow [Buck 1993]).
• Optimal Granularity:
The study of the whole CSDF granularity, throughput and latency trade-
off space is a very interesting open issue. In this thesis, we consider two
degrees of granularities naturally offered by the CSDF model. Find-
ing the optimal granularity for all the actors in the CSDF graph while
achieving maximum throughput or/and minimum latency is a very in-
teresting direction.
• Buffer Sizing:
This thesis shows the applicability of dataflow modeling for tasks that
communicate over independent FIFO buffers. However, communica-
tion channels between actors executing in different processors might be
modeled in different ways, depending on the target architecture and the
desired degree of sharing buffers between actors, as presented in Sec-
tion 3.2.3. More research is required to evaluate the applicability of
buffer sharing on dataflow modeling.
• Towards More Accurate IPC estimation:
In Chapter 4, we assume that the inter-processor communication of ac-
tors assigned to the periodic level is computed assuming that all the
memory accesses are done on the same memory bank. However, such
assumption overestimates the IPC value. In a real system, many com-
munication streams are isolated from the others to ensure that a memory
bank would not be a hot-spot for memory accesses. Therefore, it is pos-
sible to reduce the IPC values if this assumption is taken into account.
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A first step towards "random access memory-modules" allocation is the
work presented in [Louise 2013], in which the author dealt with prob-
abilistic contention issues in uniformly accessing the shared memory
modules of the MPPA-256 architecture.
The above list of research topics emphasizes the further development of
scheduling and analysis techniques for dataflow models, for which this thesis
provides a starting point. Besides, their application into predictable design
flows and predictable run-time resource and quality management for embed-
ded multimedia systems is of interest.

Chapter 7
French Summary
Les systèmes embarqués sont de plus en plus présents dans l’industrie comme
dans la vie quotidienne. C’est un équipement électronique et informatique
spécialisé dans une tâche précise. Il est autonome et limité en taille, en con-
sommation électrique et en capacité de stockage. Qu’il s’agisse d’un téléphone
portable, d’un système de navigation ou d’un réacteur nucléaire, tous ces sys-
tèmes peuvent contenir un ou plusieurs systèmes embarqués. Selon le domaine
d’application, ils peuvent être qualifiés de critiques et ceci dans le cas où une
défaillance peut mettre en péril la vie humaine ou conduire à des conséquences
inacceptables. De la même manière, on distingue les systèmes embarqués à
contraintes souples ou à contraintes fermes. Ils sont aussi qualifiés de systèmes
temps-réel quand leur validation ne concerne pas uniquement des résultats
logiques mais aussi de l’instant où ces résultats on été produits. Les méth-
odes de conception de tels systèmes doivent utiliser, autant que possible, des
modèles formels pour représenter le comportement du système, afin d’assurer,
parmi d’autres propriétés, le déterminisme fonctionnel et la prévisibilité tem-
porelle.
Une grande partie des systèmes embarqués comprend des applications ef-
fectuant du traitement intensif de données: elles utilisent de nombreux filtres
numériques, où les opérations sur les données sont répétitives et ont un con-
trôle limité. Les graphes "flots de données", grâce à leur déterminisme fonc-
tionnel inhérent, sont très répandus pour modéliser les systèmes embarqués
connus sous le nom de "data-driven". Comme le montre la Figure 7.1, dans ce
modèle de calcul, les tâches sont modélisées par des processus séquentiels (ac-
teurs, noeuds) qui s’échangent des données entre eux à travers des canaux de
communications (arcs). Une fois qu’il soit actionné, l’acteur consomme (resp.
produit) un nombre prédéfini de données à partir de ses entrées (resp. sur ses
sorties). L’avantage majeure de ce modèle c’est qu’il modélise explicitement
la communication entre deux tâches. Il existe de nombreux représentants du
modèle de flots de données [Kahn 1974, Lee 1987, Bilsen 1995].
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Figure 7.1: CSDF graph of the MP3 application
L’ordonnancement statique et périodique des graphes flot de données a
été largement étudié surtout pour deux modèles particuliers: SDF et CSDF.
Dans cette thèse, on s’intéresse plus particulièrement à l’ordonnancement péri-
odique des graphes CSDF. Le problème consiste à identifier des séquences péri-
odiques infinies d’actionnement des acteurs qui aboutissent à des exécutions
complètes et à buffers bornés. L’objectif est de pouvoir aborder ce problème
sous des angles différents : maximisation de débit, minimisation de la latence,
minimisation de la capacité des buffers, etc. Il faut aussi être capable de
fournir de nombreux tests d’ordonnançabilité pour déterminer avant la phase
d’implémentation, et pour une architecture et une stratégie d’ordonnancement
données, si les tâches vont respecter leurs échéances. La plupart des travaux
existants proposent des solutions pour l’optimisation du débit et négligent le
problème d’optimisation de la latence et propose même dans certains cas des
ordoannancements qui ont un impact négatif sur elle afin de conserver les pro-
priétés de périodicité.
À partir des points précédemment énoncés, nous pouvons imaginer le flot
de conception présenté dans la figure 7.2. C’est dans ce cadre que nous inté-
grons notre propre modèle, visant à apporter un nouvel éclaircissement à cer-
tains travaux existants. On propose dans cette thèse un ordonnancement hy-
bride, nommé Self-Timed Périodique (STP), qui peut conserver les propriétés
d’un ordonnancement périodique et à la fois améliorer considérablement sa
performance en terme de latence. Pour le type d’ordonnacement périodique,
on a choisi celui qui a été récemment présenté dans [Bamakhrama 2014]: les
auteurs ont observé qu’en utilisant le vecteur de répétition, les acteurs d’un
graphe CSDF peuvent être implémentés sous la forme d’un ensemble de tâches
périodiques. En outre, cette approche est intéressante pour plusieurs raisons:
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Figure 7.2: Flot d’ordonnancement self-timed périodique
• STP est le premier ordonnancement qui utilise les différentes granularités
naturellement offertes par le modèle CSDF afin d’optimiser la latence.
• Une étude a été faite pour l’analyse de la latence bout-en-bout et du
débit.
• Afin de satisfaire les contraintes liées aux temps et aux ressources pour
des tâches ayant des dépendances de données, on a pu calculer la taille
minimale des buffers de communication.
• On a aussi adressé le problème d’imprévisibilité lié au partage des ressources
pour le cas de l’architecture MPPA-256 de Kalray. Par conséquent, on a
prouvé qu’une estimation des temps d’exécution pire-cas et meilleur-cas
peut être déterminée pour des tâches exécutées en self-timed périodique.
La solution proposée a été évaluée sur un ensemble d’applications. Les ré-
sultats de l’évaluation montre qu’un STP strictement périodique peut améliorer
la latence en moyenne de 39.4% (avec un maximum 96.6%). Pour le modèle
STP avec des échéances à contraintes (constrained-deadline), l’amélioration
moyenne est beaucoup mieux; elle est aux alentour de 86,4%. Les exp´eriences
montrent également que, pour plus de 90% des applications, STP a un débit
optimal.

Chapter 8
List of Notations and
Abbreviations
List of Abbreviations
Abbreviation Description
ADF Affine Data Flow
BDF Boolean Data Flow
CSDF Cyclo-Static Data Flow
CSDFG Cyclo-Static Data Flow Graph
DAG Directed Acyclic Graph
DLP Data-Level Parallelism
DMA Direct Mermory Access
DSP Digital Signal Processor
HSDF Homogeneous Synchronous Data Flow
IDP Implicit-Deadline Periodic
ILP Instuction-Level Parallelism
IPC Inter-Processor Communication
KPN Kahn Process Networks
MCBP Minimum Consumption Before Production
MoC Model-of-Computation
MSR Memory Service Rate
PEG Partial Expansion Graphs
PSDF Parametrized Synchronous Data Flow
RM Resource Manager
SADF Scenario Aware Data Flow
SDF Synchronous Data Flow
SDFG Synchronous Data Flow Graph
SPS Static Periodic Schedule
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STP Self Timed Periodic
STPS Self Timed Periodic Schedule
STS Self Timed Schedule
TDM Time Division Multiplexing
TWEG Timed Weighted Event Graph
WCET Worst-Case Execution Time
WCSTS Worst-Case Self Timed Schedule
List of Notations
Notation Description
G =< A,E, ω,O > Cyclo-Static Datafflow graph
A = {a1, ..., an} The set of actors
E = {e1, ..., ev} The set of edges
ω = {ω1, ..., ωn} The set of the worst-case execution times of actors
O = {Ol1 , ..., Olα} The set of the worst-case communication times of the α levels
puj = {puj (0), ..., puj (τj − 1)} The production set of actor aj on edge eu
puj = {cuj (0), ..., cuj (τj − 1)} The consumption set of actor aj from edge eu
→
q = [q1, ..., qn]
T The first repetition vector of CSDF graph
→
r = [r1, ..., rn]
T The second repetition vector of CSDF graph
ai The ith actor of the CSDF graph
aτi The τth sub-task of actor ai
e i y j The edge between actors ai and aj
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τi The number of sub-tasks of the ith actor of the CSDF graph
J Unfolding factor
Ji Unfolding factor of actor ai
start(j, k) The start time of the kth firing of actor aj
end(j, k) The ending time of the kth firing of actor aj
start(j, k, τ) The start time of the kth firing of the τth sub-task of actor aj
di,j The number of delay tokens
kε The relative number of firings to satisfy the firing rule
τε The relative number of firings of sub-tasks to satisfy the firing rule
precai The predecessors of actor ai
succai The successors of actor ai
Inai The input edges of actor ai
Outai The output edges of actor ai
λi The period of actor ai in a strictly periodic schedule
Φi The global period of actor ai in self-timed periodic schedule
Q = lcm(q1, ..., qn) The least common multiple operator
Υ(G) The throughput of graph G
Υ(ai) The throughput of actor ai
L(src, snk) The end-to-end latency between actors src and snk
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L(i, k) The end-to-end latency of an actor ai fired k times
Lφ(i, k) The end-to-end latency of an actor ai fired k times under schedule φ
L(G) The maximum end-to-end latency of graph G
α The number of partitionned set of actors in STP(q)
α′ Number of periods to executed a predefined number of iterations
αr The number of partitionned set of actors in STP(r)
Π The set of processors
βi The number of actors in the level li
Oli The communication time of level li
Di The relative deadline of level li
STP I(q) STP Scheduling using repetition vector q and implicit-deadline model
STP I(r) STP Periodic Scheduling using repetition vector r and implicit-deadline model
STPC(q) STP Periodic Scheduling using repetition vector q and constrained-deadline model
STPC(r) STP Scheduling using repetition vector r and constrained-deadline model
Wi The workload of actor ai
Bi,j The size of the buffer used between actors ai and aj
Usum The total utilisation of A
mβi The number of memory accesses of the actor number βi in level li
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si,τ The local offset of sub-task si(τ)
t0 The transfer delay to the memory
M = [M1,M2, ...,Mα] The set of memory service rates in each level

Bibliography
[Acherman 1979] W. B. Acherman, J. B. Dennis and William B Ackerman.
VAL- ORIENTED ALGORITHMIC LANGUAGE, PRELIMINARY
REFERENCE MANUAL. Rapport technique, Cambridge, MA, USA,
1979. (Cited on page 22.)
[Adé 1997] Marleen Adé, Rudy Lauwereins and J. A. Peperstraete. Data
Memory Minimisation for Synchronous Data Flow Graphs Emulated
on DSP-FPGA Targets. In Proceedings of the 34th Annual Design
Automation Conference, DAC ’97, New York, NY, USA, 1997. ACM.
http://doi.acm.org/10.1145/266021.266036. (Cited on page 53.)
[Alexandrov 1995] Albert Alexandrov, Mihai F. Ionescu, Klaus E. Schauser
and Chris Scheiman. LogGP: Incorporating Long Messages into the
LogP Model&Mdash;One Step Closer Towards a Realistic Model for
Parallel Computation. In Proceedings of the Seventh Annual ACM
Symposium on Parallel Algorithms and Architectures, SPAA ’95, pages
95–105, New York, NY, USA, 1995. ACM. http://doi.acm.org/10.
1145/215399.215427. (Cited on page 55.)
[Arvind 1982] Arvind and K.P. Gostelow. The U-Interpreter. Computer,
vol. 15, no. 2, pages 42–49, Feb 1982. (Cited on page 22.)
[Ashcroft 1975] E. A. Ashcroft. Proving Assertions About Parallel Programs.
J. Comput. Syst. Sci., vol. 10, no. 1, pages 110–135, February 1975.
http://dx.doi.org/10.1016/S0022-0000(75)80018-3. (Cited on
page 23.)
[Aubry 2013a] Pascal Aubry, Pierre-Edouard Beaucamps, Frédéric Blanc,
Bruno Bodin, Sergiu Carpov, Loic Cudennec, Vincent David,
Philippe Dore, Paul Dubrulle, Benoit Dupont de Dinechin,
François Galea, Thierry Goubier, Michel Harrand, Samuel Jones,
Jean-Denis Lesage, Stéphane Louise, Nicolas Morey Chaise-
martin, Thanh Hai Nguyen, Xavier Raynaud and Renaud
Sirdey. In ICCS, 2013. http://www.bibsonomy.org/bibtex/
296d3b302528cce78c5f82a68caa25631/dblp. (Cited on page 92.)
[Aubry 2013b] Pascal Aubry, Pierre-Edouard Beaucamps, Frédéric Blanc,
Bruno Bodin, Sergiu Carpov, Loïc Cudennec, Vincent David, Philippe
Doré, Paul Dubrulle, Benoît Dupont De Dinechin, François Galea,
Thierry Goubier, Michel Harrand, Samuel Jones, Jean-Denis Lesage,
136 Bibliography
Stéphane Louise, Nicolas Morey Chaisemartin, Thanh Hai Nguyen,
Xavier Raynaud and Renaud Sirdey. Extended Cyclostatic Dataflow
Program Compilation and Execution for an Integrated Manycore Pro-
cessor. In Alchemy 2013 - Architecture, Languages, Compilation and
Hardware support for Emerging ManYcore systems, volume 18, pages
1624–1633, Barcelona, Espagne, June 2013. http://hal.inria.fr/
hal-00832504. (Cited on page 109.)
[Ausavarungnirun 2012] Rachata Ausavarungnirun, Kevin Kai-Wei Chang,
Lavanya Subramanian, Gabriel H. Loh and Onur Mutlu. Staged Mem-
ory Scheduling: Achieving High Performance and Scalability in Het-
erogeneous Systems. In Proceedings of the 39th Annual International
Symposium on Computer Architecture, ISCA ’12, pages 416–427,
Washington, DC, USA, 2012. IEEE Computer Society. http://dl.
acm.org/citation.cfm?id=2337159.2337207. (Cited on page 91.)
[Babcock 2002] Brian Babcock, Shivnath Babu, Mayur Datar, Rajeev Mot-
wani and Jennifer Widom. Models and Issues in Data Stream Systems.
In Proceedings of the Twenty-first ACM SIGMOD-SIGACT-SIGART
Symposium on Principles of Database Systems, PODS ’02, pages 1–
16, New York, NY, USA, 2002. ACM. http://doi.acm.org/10.1145/
543613.543615. (Cited on page 4.)
[Baccelli 2001] FranÃ§ois Baccelli, Guy Cohen, Geert Jan Olsder and Jean-
Pierre Quadrat. Synchronization and linearity: an algebra for discrete
event systems, 2001. (Cited on page 46.)
[Bamakhrama 2011] Mohamed Bamakhrama and Todor Stefanov. Hard-real-
time Scheduling of Data-dependent Tasks in Embedded Streaming Ap-
plications. In Proceedings of the Ninth ACM International Confer-
ence on Embedded Software, EMSOFT ’11, Taipei, Taiwan, 2011.
http://doi.acm.org/10.1145/2038642.2038672. (Cited on page 9.)
[Bamakhrama 2012a] Mohamed Bamakhrama, Jiali Teddy Zhai, Hristo
Nikolov and Todor Stefanov. A methodology for automated design of
hard-real-time embedded streaming systems. In Design, Automation &
Test in Europe Conference & Exhibition, pages 941–946, 2012. (Cited
on page 107.)
[Bamakhrama 2012b] MohamedA. Bamakhrama and TodorP. Stefanov. On
the hard-real-time scheduling of embedded streaming applications. De-
sign Automation for Embedded Systems, pages 1–29, 2012. http:
Bibliography 137
//dx.doi.org/10.1007/s10617-012-9086-x. (Cited on pages 58, 63,
68 and 115.)
[Bamakhrama 2014] Mohamed A. Bamakhrama. On Hard Real-Time
Scheduling of Cyclo-Static Dataflow and its Application in System-
Level Design. PhD thesis, 2014. (Cited on pages xvi, 10, 11, 18, 29,
30, 31, 34, 42, 46, 69, 76, 81, 82, 114, 120, 121 and 126.)
[Bekooij 2005] Marco Bekooij, Rob Hoes, Orlando Moreira, Peter Poplavko,
Milan Pastrnak, Bart Mesman, JanDavid Mol, Sander Stuijk, Valentin
Gheorghita and Jef Meerbergen. Dataflow Analysis for Real-Time Em-
bedded Multiprocessor System Design. In Peter Stok, editeur, Dynamic
and Robust Streaming in and between Connected Consumer-Electronic
Devices, volume 3 of Philips Research, pages 81–108. Springer Nether-
lands, 2005. http://dx.doi.org/10.1007/1-4020-3454-7_4. (Cited
on page 9.)
[Benabid-Najjar 2012] A. Benabid-Najjar, C. Hanen, O. Marchetti and
A. Munier-Kordon. Periodic Schedules for Bounded Timed Weighted
Event Graphs. Automatic Control, IEEE Transactions on, vol. 57,
no. 5, pages 1222–1232, May 2012. (Cited on page 31.)
[Benazouz 2012] M. Benazouz. Dimensionnement Des MÃ c©moires Pour Les
Applications de Traitement de Flux de DonnÃ c©es. PhD thesis, 2012.
(Cited on page 31.)
[Bhandarkar 1975] D.P. Bhandarkar. Analysis of Memory Interference in
Multiprocessors. Computers, IEEE Transactions on, Sept 1975. (Cited
on page 103.)
[Bhattacharya 2001] B. Bhattacharya and S.S. Bhattacharyya. Parameterized
dataflow modeling for DSP systems. Signal Processing, IEEE Trans-
actions on, vol. 49, no. 10, pages 2408–2421, Oct 2001. (Cited on
page 21.)
[Bijlsma 2009] Tjerk Bijlsma, Marco J. G. Bekooij and Gerard J .M. Smit.
Inter-task Communication via Overlapping Read and Write Windows
for Deadlock-free Execution of Cyclic Task Graphs. In Proceedings of
the 9th International Conference on Systems, Architectures, Model-
ing and Simulation, SAMOS’09, pages 140–148, Piscataway, NJ, USA,
2009. IEEE Press. http://dl.acm.org/citation.cfm?id=1812707.
1812733. (Cited on page 82.)
138 Bibliography
[Bilsen 1995] G. Bilsen, M. Engels, R. Lauwereins and J.A. Peperstraete.
Cyclo-static data flow. In Acoustics, Speech, and Signal Processing,
1995. ICASSP-95., 1995 International Conference on, 1995. (Cited on
pages 20, 29, 37 and 125.)
[Bodin 2013] Bruno Bodin, Alix Munier-Kordon and Benoit Dupont de
Dinechin. Periodic Schedules for Cyclo-Static Dataflow. In 11th IEEE
Symposium on Embedded Systems For Real-time Multimedia (ESTI-
Media 2013), page 10, September 2013. (Cited on pages 11, 30, 31
and 46.)
[Borkar 2011] Shekhar Borkar and Andrew A. Chien. The Future of Micro-
processors. Commun. ACM, vol. 54, 2011. http://doi.acm.org/10.
1145/1941487.1941507. (Cited on page 3.)
[Bouakaz 2012] A. Bouakaz, J. Talpin and J. Vitek. Affine Data-Flow Graphs
for the Synthesis of Hard Real-Time Applications. In Application of
Concurrency to System Design (ACSD), 2012 12th International Con-
ference on, pages 183–192, June 2012. (Cited on page 31.)
[Boussinot 1991] F. Boussinot and R. De Simone. The ESTEREL language.
Proceedings of the IEEE, vol. 79, no. 9, pages 1293–1304, Sep 1991.
(Cited on page 23.)
[Brooks 2005] Christopher Brooks, Edward A. Lee, Xiaojun Liu, Yang Zhao,
Haiyang Zheng, Shuvra S. Bhattacharyya, Christopher Brooks, Elaine
Cheong, Mudit Goel, Bart Kienhuis, Edward A. Lee, Jie Liu, Xiaojun
Liu, Lukito Muliadi, Steve Neuendorffer, John Reekie, Neil Smyth, Jeff
Tsay, Brian Vogel, Winthrop Williams, Yuhong Xiong, Yang Zhao and
Haiyang Zheng. Ptolemy II - heterogeneous concurrent modeling and
design in Java. Rapport technique, 2005. (Cited on page 107.)
[Buck 1993] J.T. Buck and E.A. Lee. Scheduling dynamic dataflow graphs with
bounded memory using the token flow model. In Acoustics, Speech, and
Signal Processing, 1993. ICASSP-93., 1993 IEEE International Con-
ference on, volume 1, pages 429–432, April 1993. (Cited on pages 21
and 122.)
[Butala 2012] K.R. Butala. Improved Static data-flow Model for TDM Sched-
uler. PhD thesis, 2012. (Cited on page 46.)
[Catthoor 1998] Francky Catthoor, Eddy de Greef and Sven Suytack. Cus-
tom memory management methodology: Exploration of memory or-
Bibliography 139
ganisation for embedded multimedia system design. Kluwer Academic
Publishers, Norwell, MA, USA, 1998. (Cited on page 7.)
[Chapman 2007] Barbara Chapman, Gabriele Jost and Ruud van der Pas.
Using openmp: Portable shared memory parallel programming (scien-
tific and engineering computation). The MIT Press, 2007. (Cited on
page 5.)
[Chen 1991] Wen-Tsuen Chen and Jang-Ping Sheu. Performance analysis
of multiple bus interconnection networks with hierarchical requesting
model. Computers, IEEE Transactions on, vol. 40, no. 7, Jul 1991.
(Cited on page 103.)
[Cristobal A. Navarro 2013] Luis Mateu Cristobal A. Navarro Nancy
Hitschfeld-Kahler. A Survey on Parallel Computing and its Applica-
tions in Data-Parallel Problems Using GPU Architectures. The Global
Science Journal, 2013. (Cited on page 6.)
[Crowley 2000] Patrick Crowley, Marc E. Fluczynski, Jean-Loup Baer and
Brian N. Bershad. Characterizing Processor Architectures for Pro-
grammable Network Interfaces. In Proceedings of the 14th Interna-
tional Conference on Supercomputing, ICS ’00, 2000. http://doi.
acm.org/10.1145/335231.335237. (Cited on page 92.)
[Culler 1993] David Culler, Richard Karp, David Patterson, Abhijit Sa-
hay, Klaus Erik Schauser, Eunice Santos, Ramesh Subramonian and
Thorsten von Eicken. LogP: Towards a Realistic Model of Parallel
Computation. In Proceedings of the Fourth ACM SIGPLAN Sympo-
sium on Principles and Practice of Parallel Programming, PPOPP ’93,
pages 1–12, New York, NY, USA, 1993. ACM. http://doi.acm.org/
10.1145/155332.155333. (Cited on page 54.)
[Davis 2011] Robert I. Davis and Alan Burns. A Survey of Hard Real-time
Scheduling for Multiprocessor Systems. ACM Comput. Surv., 2011.
(Cited on pages 9, 10, 31 and 64.)
[de Dinechin 2013] Benoît Dupont de Dinechin, Pierre Guironnet de Massas,
Guillaume Lager, Clément Léger, Benjamin Orgogozo, Jérôme Reybert
and Thierry Strudel. A Distributed Run-Time Environment for the
Kalray MPPA-256 Integrated Manycore Processor. Procedia Computer
Science, vol. 18, 2013. http://dx.doi.org/10.1016/j.procs.2013.
05.333. (Cited on pages 4, 87 and 100.)
140 Bibliography
[de Groote 2012] R. de Groote, J. Kuper, H. Broersma and G. J M Smit. Max-
Plus Algebraic Throughput Analysis of Synchronous Dataflow Graphs.
In Software Engineering and Advanced Applications (SEAA), 2012
38th EUROMICRO Conference on, pages 29–38, Sept 2012. (Cited on
page 29.)
[Degano 2003] P. Degano. Programming languages and systems: Proceedings.
held as part of the joint european conferences on theory and practice
of software, etaps 2003 : Warsaw, poland, april 7-11, 2003. Numeéro
v. 12 de Lecture Notes in Computer Science. Springer, 2003. http:
//books.google.com/books?id=OpjWKS9Qr0wC. (Cited on page 19.)
[Denolf 2007] Kristof Denolf, Marco Jan Gerrit Bekooij, Johan Cockx,
Diederik Verkest and Henk Corporaal. Exploiting the Expressive-
ness of Cyclo-Static Dataflow to Model Multimedia Implementations.
EURASIP J. Adv. Sig. Proc., vol. 2007, 2007. (Cited on pages 71
and 77.)
[Dubrulle 2012] Paul Dubrulle, Stéphane Louise, Renaud Sirdey and Vincent
David. A Low-overhead Dedicated Execution Support for Stream Ap-
plications on Shared-memory Cmp. In Proceedings of the Tenth ACM
International Conference on Embedded Software, EMSOFT ’12, pages
143–152, New York, NY, USA, 2012. ACM. http://doi.acm.org/
10.1145/2380356.2380383. (Cited on page 109.)
[Ebert 2009] C. Ebert and C. Jones. Embedded Software: Facts, Figures, and
Future. Computer, vol. 42, no. 4, pages 42–52, April 2009. (Cited on
pages 6 and 16.)
[Ebrahimi 2011] Eiman Ebrahimi, Rustam Miftakhutdinov, Chris Fallin,
Chang Joo Lee, José A. Joao, Onur Mutlu and Yale N. Patt. Par-
allel Application Memory Scheduling. In Proceedings of the 44th
Annual IEEE/ACM International Symposium on Microarchitecture,
MICRO-44, pages 362–373, New York, NY, USA, 2011. ACM. http:
//doi.acm.org/10.1145/2155620.2155663. (Cited on page 91.)
[Geilen 2004] Marc Geilen and Twan Basten. Reactive Process Networks. In
Proceedings of the 4th ACM International Conference on Embedded
Software, EMSOFT ’04, pages 137–146, New York, NY, USA, 2004.
ACM. (Cited on page 22.)
[Gerstlauer 2009] A. Gerstlauer, C. Haubelt, A.D. Pimentel, T.P. Stefanov,
D.D. Gajski and J. Teich. Electronic System-Level Synthesis Method-
ologies. Computer-Aided Design of Integrated Circuits and Systems,
Bibliography 141
IEEE Transactions on, vol. 28, no. 10, pages 1517–1530, Oct 2009.
(Cited on page 107.)
[Ghamarian 2006a] A.-H. Ghamarian, M. C W Geilen, S. Stuijk, T. Basten,
A. J M Moonen, M.J.G. Bekooij, B.D. Theelen and M.R. Mousavi.
Throughput Analysis of Synchronous Data Flow Graphs. In Applica-
tion of Concurrency to System Design, 2006. ACSD 2006. Sixth Inter-
national Conference on, pages 25–36, June 2006. (Cited on page 46.)
[Ghamarian 2006b] AmirHossein Ghamarian, Marc Geilen, Twan Basten,
Bart Theelen, MohammadReza Mousavi and Sander Stuijk. Liveness
and boundedness of synchronous data flow graphs. In IN FORMAL
METHODS IN COMPUTER AIDED DESIGN, FMCAD 06, PRO-
CEEDINGS. IEEE, 2006, 2006. (Cited on pages 20 and 47.)
[Ghamarian 2007] A.-H. Ghamarian, S. Stuijk, T. Basten, M. C W Geilen
and B.D. Theelen. Latency Minimization for Synchronous Data Flow
Graphs. In Digital System Design Architectures, Methods and Tools,
2007. DSD 2007. 10th Euromicro Conference on, pages 189–196, 2007.
(Cited on page 52.)
[Ghamarian 2008] A. H. Ghamarian. Timing Analysis of Synchronous Data
Flow Graphs. PhD thesis, 2008. (Cited on page 46.)
[Goddard 1998] Stephen M. Goddard Jr. On the Management of Latency in
the Synthesis of Real-time Signal Processing Systems from Processing
Graphs. PhD thesis, 1998. AAI9902470. (Cited on pages 9 and 29.)
[Goubier 2011] Thierry Goubier, Renaud Sirdey, Stéphane Louise
and Vincent David. In ICA3PP (1), pages 385–394.
Springer, 2011. http://www.bibsonomy.org/bibtex/
299a799350d0682a6f16fbd5dd4495734/dblp. (Cited on pages 12, 26
and 92.)
[Govindarajan 1993] R. Govindarajan and G.R. Gao. A novel framework for
multi-rate scheduling in DSP applications. In Application-Specific Ar-
ray Processors, 1993. Proceedings., International Conference on, 1993.
(Cited on page 38.)
[Govindarajan 2002] R. Govindarajan, Guang R. Gao and Palash Desai. Min-
imizing Buffer Requirements Under Rate-Optimal Schedule in Regu-
lar Dataflow Networks. J. VLSI Signal Process. Syst., 2002. http:
//dx.doi.org/10.1023/A:1015452903532. (Cited on page 47.)
142 Bibliography
[Greville 2010] W. James Greville Greville James and Marc J Buehner. Pe-
riodic Schedules for Bounded Timed Weighted Event Graphs. Exper-
imental Psychology: General 139, January 2010. http://www.ncbi.
nlm.nih.gov/pubmed/21038987. (Cited on page 46.)
[Gries 2003] Matthias Gries, Chidamber Kulkarni, Christian Sauer and Kurt
Keutzer. Comparing Analytical Modeling with Simulation for Network
Processors: A Case Study. In In, 2003. (Cited on page 92.)
[Ha 1997] Soonhoi Ha and Edward A. Lee. Compile-Time Scheduling of Dy-
namic Constructs in Dataflow Program Graphs. IEEE Transactions on
Computers, vol. 46, 1997. (Cited on page 53.)
[Haid 2009] W. Haid, Kai Huang, I. Bacivarov and L. Thiele. Multiprocessor
SoC software design flows. Signal Processing Magazine, IEEE, vol. 26,
no. 6, pages 64–71, November 2009. (Cited on pages 5 and 6.)
[Halbwachs 1991] N. Halbwachs, P. Caspi, P. Raymond and D. Pilaud. The
synchronous data flow programming language LUSTRE. Proceedings
of the IEEE, vol. 79, no. 9, pages 1305–1320, Sep 1991. (Cited on
page 23.)
[Hansson 2009] Andreas Hansson, Kees Goossens, Marco Bekooij and Jos
Huisken. CoMPSoC: A Template for Composable and Predictable
Multi-processor System on Chips. ACM Trans. Des. Autom. Electron.
Syst., vol. 14, no. 1, pages 2:1–2:24, 2009. http://doi.acm.org/10.
1145/1455229.1455231. (Cited on page 8.)
[Harmsze 2000] F. Harmsze, A Timmer and J. van Meerbergen. Memory ar-
bitration and cache management in stream-based systems. In Design,
Automation and Test in Europe Conference and Exhibition 2000. Pro-
ceedings, pages 257–262, 2000. (Cited on page 8.)
[Hockney 1994] Roger W. Hockney. The Communication Challenge for
MPP: Intel Paragon and Meiko CS-2. Parallel Comput., vol. 20,
no. 3, pages 389–398, March 1994. http://dx.doi.org/10.1016/
S0167-8191(06)80021-9. (Cited on page 54.)
[Jantsch 2005] A. Jantsch and I. Sander. Models of computation and languages
for embedded system design. Computers and Digital Techniques, IEE
Proceedings -, vol. 152, no. 2, pages 114–129, Mar 2005. (Cited on
page 6.)
Bibliography 143
[Kahn 1974] G. Kahn. The semantics of a simple language for parallel pro-
gramming. In J. L. Rosenfeld, editeur, Information processing, pages
471–475, Stockholm, Sweden, Aug 1974. North Holland, Amsterdam.
(Cited on pages 19 and 125.)
[Kepner 2003] Jeremy Kepner and James Lebak. KEPNER AND LEBAK
Software Technologies for High-Performance Parallel Signal Process-
ing Software Technologies for High-Performance Parallel Signal Pro-
cessing, 2003. (Cited on page 2.)
[Khailany 2008] B.K. Khailany, T. Williams, J. Lin, E.P. Long, M. Rygh,
D.W. Tovey and W.J. Dally. A Programmable 512 GOPS Stream Pro-
cessor for Signal, Image, and Video Processing. Solid-State Circuits,
IEEE Journal of, vol. 43, no. 1, pages 202–213, Jan 2008. (Cited on
page 6.)
[Khandelia 2006] M. Khandelia, N.K. Bambha and S.S. Bhattacharyya.
Contention-conscious transaction ordering in multiprocessor DSP sys-
tems. Signal Processing, IEEE Transactions on, 2006. (Cited on
pages 33 and 91.)
[Kielmann 2000] Thilo Kielmann, Henri E. Bal and Kees Verstoep. Fast
Measurement of LogP Parameters for Message Passing Platforms.
In Proceedings of the 15 IPDPS 2000 Workshops on Parallel and
Distributed Processing, IPDPS ’00, pages 1176–1183, London, UK,
UK, 2000. Springer-Verlag. http://dl.acm.org/citation.cfm?id=
645612.662667. (Cited on page 55.)
[Komoda 2012] T. Komoda, S. Miwa and H. Nakamura. Communication Li-
brary to Overlap Computation and Communication for OpenCL Appli-
cation. In Parallel and Distributed Processing Symposium Workshops
PhD Forum (IPDPSW), 2012 IEEE 26th International, pages 567–573,
May 2012. (Cited on page 44.)
[Kwok 1999] Yu-Kwong Kwok and Ishfaq Ahmad. Static Scheduling Algo-
rithms for Allocating Directed Task Graphs to Multiprocessors. ACM
Comput. Surv., vol. 31, no. 4, pages 406–471, December 1999. http:
//doi.acm.org/10.1145/344588.344618. (Cited on page 29.)
[Kyriakopoulos 2004] Konstantinos Kyriakopoulos and Kleanthis Psarris.
Data Dependence Analysis Techniques for Increased Accuracy and
Extracted Parallelism. Int. J. Parallel Program., vol. 32, no. 4,
pages 317–359, August 2004. http://dx.doi.org/10.1023/B:IJPP.
0000035817.01263.d0. (Cited on page 6.)
144 Bibliography
[Laboratory 1985] Lawrence Livermore Laboratory, J. McGraw,
S. Skedzielewski, S. Allan, R. Oldehoeft, J. Glauert, C. Kirkham,
B. Noyce and R. Thomas. Sisal: Streams and iteration in a
single assignment language. language reference manual. 1985.
http://books.google.com/books?id=8Pe9HgAACAAJ. (Cited on
page 22.)
[Lahiri 2006] K. Lahiri, A. Raghunathan and S. Dey. System-level Per-
formance Analysis for Designing On-chip Communication Architec-
tures. Trans. Comp.-Aided Des. Integ. Cir. Sys., pages 768–783, 2006.
http://dx.doi.org/10.1109/43.924830. (Cited on page 92.)
[Lee 1986] Edward Ashford Lee. A Coupled Hardware and Software Architec-
ture for Programmable Digital Signal Processors (Synchronous Data
Flow). PhD thesis, 1986. AAI8718057. (Cited on pages 20 and 29.)
[Lee 1987] Edward A. Lee and et al. Synchronous data flow, 1987. (Cited on
page 125.)
[Lee 1989] E. Lee and S. Ha. Scheduling strategies for multiprocessor real-time
DSP. pages 1279–1283 vol.2, 1989. http://ieeexplore.ieee.org/
stamp/stamp.jsp?tp=&arnumber=64160&isnumber=2325. (Cited on
page 30.)
[Lee 1991] E. Lee. Consistency in dataflow graphs. Parallel and Distributed
Systems, IEEE Transactions on, vol. 2, no. 2, pages 223–235, Apr 1991.
(Cited on pages 20, 21 and 36.)
[Lee 2005] E.A Lee. Absolutely positively on time: what would it take? [em-
bedded computing systems]. Computer, vol. 38, no. 7, pages 85–87, July
2005. (Cited on page 2.)
[Lee 2006] Edward A. Lee. The Problem with Threads. Computer, vol. 39,
no. 5, May 2006. http://dx.doi.org/10.1109/MC.2006.180. (Cited
on page 5.)
[LeGuernic 1991] P. LeGuernic, T. Gautier, M. Le Borgne and C. Le Maire.
Programming real-time applications with SIGNAL. Proceedings of the
IEEE, vol. 79, no. 9, pages 1321–1336, Sep 1991. (Cited on page 23.)
[Liu 1973] C. L. Liu and James W. Layland. Scheduling Algorithms for Mul-
tiprogramming in a Hard-Real-Time Environment. J. ACM, vol. 20,
no. 1, pages 46–61, 1973. http://doi.acm.org/10.1145/321738.
321743. (Cited on pages 9 and 10.)
Bibliography 145
[Louise 2013] S. Louise. A Formal Evaluation of Mean-Time Access Latencies
for Interleaved On-chip Shared Banked-memory in Manycores. In Em-
bedded Multicore Socs (MCSoC), 2013 IEEE 7th International Sym-
posium on, Sept 2013. (Cited on pages 103, 104 and 123.)
[Ma 2007] Xiaosong Ma, Jiangtian Li and N.F. Samatova. Automatic Par-
allelization of Scripting Languages: Toward Transparent Desktop Par-
allel Computing. In Parallel and Distributed Processing Symposium,
2007. IPDPS 2007. IEEE International, March 2007. (Cited on page 6.)
[Mazo 2013] J.C. Mazo and R. Leupers. Programming heterogeneous mpsocs:
Tool flows to close the software productivity gap. Springer Verlag,
2013. http://books.google.com/books?id=hh3wmgEACAAJ. (Cited
on page 107.)
[Mikhayhu 2012] Alain S. Mikhayhu. Embarrassingly parallel. Tempor, 2012.
(Cited on page 5.)
[Moreira 2007] Orlando M Moreira and Marco JG Bekooij. Self-Timed
Scheduling Analysis for Real-Time Applications. EURASIP Journal on
Advances in Signal Processing, 2007. http://asp.eurasipjournals.
com/content/2007/1/083710. (Cited on pages 41, 47, 50 and 94.)
[Moreira 2012] Orlando Moreira. Temporal Analysis and Scheduling of Hard
Real-Time Radios Running on a Multi-Processor. PHD Thesis, Tech-
nische Universiteit Eindhoven, 2012. (Cited on pages 9, 29, 30, 33, 38,
41, 46, 47, 48, 50, 61, 62 and 64.)
[Murthy 2000] P.K. Murthy and S.S. Bhattacharyya. Shared memory imple-
mentations of synchronous dataflow specifications. In Design, Automa-
tion and Test in Europe Conference and Exhibition 2000. Proceedings,
pages 404–410, 2000. (Cited on page 53.)
[Mutlu ] Onur Mutlu and Thomas Moscibroda. Stall-Time Fair Memory Ac-
cess Scheduling for Chip Multiprocessors. In MICRO, pages 146–160.
IEEE Computer Society. (Cited on page 91.)
[Nikhil 1986] R.S. Nikhil, K. Pingali and Massachusetts Institute of Tech-
nology. Laboratory for Computer Science. Id nouveau. Computa-
tion Structures Group memo. Massachusetts Institute of Technology,
Laboratory for Computer Science, 1986. http://books.google.com/
books?id=wV9PHAAACAAJ. (Cited on page 22.)
146 Bibliography
[Nollet 2010] Vincent Nollet, Diederik Verkest and Henk Corporaal. A Safari
Through the MPSoC Run-Time Management Jungle. J. Signal Process.
Syst., vol. 60, no. 2, pages 251–268, August 2010. http://dx.doi.
org/10.1007/s11265-008-0305-4. (Cited on page 9.)
[Park 1999] Chanik Park, Jaewoong Chung and Soonhoi Ha. Efficient
dataflow representation of MPEG-1 audio (layer III) decoder algorithm
with controlled global states. In Signal Processing Systems, 1999. SiPS
99. 1999 IEEE Workshop on, pages 341–350, 1999. (Cited on page 22.)
[Parks 1995] T.M. Parks and E.A. Lee. Non-preemptive real-time scheduling
of dataflow systems. In Acoustics, Speech, and Signal Processing, 1995.
ICASSP-95., 1995 International Conference on, volume 5, pages 3235–
3238 vol.5, May 1995. (Cited on page 29.)
[Pino 1995] J.L. Pino, S.S. Bhattacharyya and E.A. Lee. A hierarchical multi-
processor scheduling system for DSP applications. In Signals, Systems
and Computers, 1995. 1995 Conference Record of the Twenty-Ninth
Asilomar Conference on, volume 1, pages 122–126 vol.1, Oct 1995.
(Cited on page 20.)
[Pop 2013] Antoniu Pop and Albert Cohen. OpenStream: Expressiveness and
Data-flow Compilation of OpenMP Streaming Programs. ACM Trans.
Archit. Code Optim., vol. 9, no. 4, pages 53:1–53:25, January 2013.
(Cited on page 6.)
[pos 2013] Standard for Information Technology Portable Operating System
Interface (POSIX(R)) Base Specifications, Issue 7. IEEE Std 1003.1,
2013 Edition (incorporates IEEE Std 1003.1-2008, and IEEE Std
1003.1-2008/Cor 1-2013), pages 1–3906, April 2013. (Cited on page 5.)
[Reineke 2011] Jan Reineke, Isaac Liu, Hiren D. Patel, Sungjun Kim and
Edward A. Lee. PRET DRAM Controller: Bank Privatization for
Predictability and Temporal Isolation. In Proceedings of the Sev-
enth IEEE/ACM/IFIP International Conference on Hardware/Soft-
ware Codesign and System Synthesis, CODES+ISSS ’11, pages 99–
108, New York, NY, USA, 2011. ACM. http://doi.acm.org/10.
1145/2039370.2039388. (Cited on page 104.)
[Rosen 2007] J. Rosen, A. Andrei, P. Eles and Zebo Peng. Bus Access Opti-
mization for Predictable Implementation of Real-Time Applications on
Multiprocessor Systems-on-Chip. In Real-Time Systems Symposium,
2007. RTSS 2007. 28th IEEE International, pages 49–60, Dec 2007.
(Cited on page 104.)
Bibliography 147
[RPZ 1993] Optimum vectorization of scalable synchronous dataflow graphs,
1993. http://dx.doi.org/10.1109/asap.1993.397152. (Cited on
page 22.)
[Ruggiero 2006] M. Ruggiero, A Guerri, D. Bertozzi, F. Poletti and M. Mi-
lano. Communication-aware allocation and scheduling framework for
stream-oriented multi-processor systems-on-chip. In Design, Automa-
tion and Test in Europe, 2006. DATE ’06. Proceedings, March 2006.
(Cited on page 7.)
[Sancho 2006] J.C. Sancho, K.J. Barker, D.K. Kerbyson and K. Davis. Quan-
tifying the Potential Benefit of Overlapping Communication and Com-
putation in Large-Scale Scientific Applications. In SC 2006 Confer-
ence, Proceedings of the ACM/IEEE, pages 17–17, Nov 2006. (Cited
on page 54.)
[Shabbir 2010] A. Shabbir, A. Kumar, S. Stuijk, B. Mesman and H. Corpo-
raal. CA-MPSoC: An Automated Design Flow for Predictable Multi-
processor Architectures for Multiple Applications. J. Syst. Archit.,
vol. 56, no. 7, pages 265–277, July 2010. http://dx.doi.org/10.
1016/j.sysarc.2010.03.007. (Cited on page 107.)
[Shin 2011] Tae-ho Shin, Hyunok Oh and Soonhoi Ha. Minimizing Buffer
Requirements for Throughput Constrained Parallel Execution of Syn-
chronous Dataflow Graph. In Proceedings of the 16th Asia and
South Pacific Design Automation Conference, Yokohama, Japan, 2011.
http://dl.acm.org/citation.cfm?id=1950815.1950860. (Cited on
pages 47 and 70.)
[Sirdey 2009] Renaud Sirdey, Jacques Carlier and Dritan Nace. Approximate
Solution of a Resource-constrained Scheduling Problem. Journal of
Heuristics, vol. 15, no. 1, pages 1–17, February 2009. http://dx.
doi.org/10.1007/s10732-007-9052-0. (Cited on page 108.)
[Sirdey 2010] Renaud Sirdey and Pascal Aubry. A linear programming ap-
proach to general dataflow process network verification and dimension-
ing. In Simon Bliudze, Roberto Bruni, Davide Grohmann and Alexan-
dra Silva, editeurs, ICE, volume 38 of EPTCS, pages 115–119, 2010.
(Cited on page 22.)
[Skinner 1969] C. E. Skinner and J. R. Asher. Effects of storage contention
on system performance. IBM Systems Journal, vol. 8, no. 4, pages
319–333, 1969. (Cited on page 103.)
148 Bibliography
[Sriram 1995] Sundararajan Sriram. Minimizing Communication and Syn-
chronization Overhead in Multiprocessors for Digital Signal Processing.
PhD thesis, Berkeley, CA, USA, 1995. UMI Order No. GAX96-21374.
(Cited on page 33.)
[Sriram 2009] Sundararajan Sriram and Shuvra S. Bhattacharyya. Embedded
multiprocessors: Scheduling and synchronization. Marcel Dekker, Inc.,
New York, NY, USA, 2nd édition, 2009. (Cited on pages 9, 17, 18, 33,
41, 46, 53, 64, 69 and 78.)
[Steine 2009] M. Steine, M. Bekooij and M. Wiggers. A Priority-Based Bud-
get Scheduler with Conservative Dataflow Model. In Digital System
Design, Architectures, Methods and Tools, 2009. DSD ’09. 12th Eu-
romicro Conference on, pages 37–44, Aug 2009. (Cited on page 33.)
[str 2014] Streamit homepage, 2014. (Cited on page 24.)
[Stuijk 2006] S. Stuijk, M. Geilen and T. Basten. SDF 3: SDF For Free.
In Application of Concurrency to System Design, 2006. ACSD 2006.
Sixth International Conference on, pages 276–278, June 2006. (Cited
on pages 13, 106 and 107.)
[Stuijk 2007] Sander Stuijk. Predictable Mapping of Streaming Applications
on Multiprocessors. In Phd thesis, 2007. (Cited on pages 18 and 22.)
[Stuijk 2008] Sander Stuijk, Marc Geilen and Twan Basten. Throughput-
Buffering Trade-Off Exploration for Cyclo-Static and Synchronous
Dataflow Graphs, 2008. (Cited on pages 13, 47, 48, 53 and 70.)
[Sutter 2005] Herb Sutter and James Larus. Software and the Concurrency
Revolution. Queue, vol. 3, no. 7, September 2005. http://doi.acm.
org/10.1145/1095408.1095421. (Cited on page 6.)
[Theelen 2006] B.D. Theelen, M. C W Geilen, T. Basten, J. P M Voeten,
S. V. Gheorghita and S. Stuijk. A scenario-aware data flow model
for combined long-run average and worst-case performance analysis.
In Formal Methods and Models for Co-Design, 2006. MEMOCODE
’06. Proceedings. Fourth ACM and IEEE International Conference on,
pages 185–194, July 2006. (Cited on page 22.)
[Thiele 2007] L. Thiele, I. Bacivarov, W. Haid and Kai Huang. Mapping Ap-
plications to Tiled Multiprocessor Embedded Systems. In Application
of Concurrency to System Design, 2007. ACSD 2007. Seventh Interna-
tional Conference on, pages 29–40, July 2007. (Cited on page 107.)
Bibliography 149
[Thies 2002] William Thies, Michal Karczmarek and Saman P. Amarasinghe.
StreamIt: A Language for Streaming Applications. In Proceedings of
the 11th International Conference on Compiler Construction, CC ’02,
pages 179–196, London, UK, UK, 2002. Springer-Verlag. (Cited on
page 106.)
[Thies 2010] William Thies and Saman Amarasinghe. An Empirical Charac-
terization of Stream Programs and Its Implications for Language and
Compiler Design. In Proceedings of the 19th International Confer-
ence on Parallel Architectures and Compilation Techniques, PACT
’10, 2010. (Cited on pages 10, 24, 63, 68, 106, 107, 108 and 115.)
[til 2014] Tilera homepage, 2014. http://www.tilera.com/products/
processors/TILE-Gx_Family. (Cited on page 4.)
[Torres 2011] Lionel Torres, Pascal Benoit, Gilles Sassatelli, Michel Robert,
Fabien Clermidy and Diego Puschini. An Introduction to Multi-Core
System on Chip Trends and Challenges. In Multiprocessor System-
on-Chip. Springer New York, 2011. http://dx.doi.org/10.1007/
978-1-4419-6460-1_1. (Cited on pages xv and 3.)
[Ungerer 2010] Theo Ungerer, Francisco Cazorla, Pascal Sainrat, Guillem
Bernat, Zlatko Petrov, Christine Rochange, Eduardo Quinones, Mike
Gerdes, Marco Paolieri, Julian Wolf, Hugues Casse, Sascha Uhrig,
Irakli Guliashvili, Michael Houston, Floria Kluge, Stefan Metzlaff and
Jorg Mische. Merasa: Multicore Execution of Hard Real-Time Appli-
cations Supporting Analyzability. IEEE Micro, vol. 30, no. 5, pages
66–75, 2010. (Cited on pages 8 and 104.)
[Vassiliadis 2006] S. Vassiliadis, S. Wong and T.D. Hämäläinen. Embedded
computer systems: Architectures, modeling, and simulation: 6th in-
ternational workshop, samos 2006, samos, greece, july 17-20, 2006,
proceedings. LNCS sublibrary: Theoretical computer science and gen-
eral issues. Springer, 2006. http://books.google.com/books?id=
vq8CQRMHeKgC. (Cited on page 8.)
[Wiggers 2007] Maarten H. Wiggers, Marco J. G. Bekooij and Gerard J. M.
Smit. Efficient Computation of Buffer Capacities for Cyclo-static
Dataflow Graphs. In Proceedings of the 44th Annual Design Automa-
tion Conference, New York, NY, USA, 2007. ACM. http://doi.acm.
org/10.1145/1278480.1278647. (Cited on pages 47 and 70.)
[Wiggers 2009] Maarten H. Wiggers, Marco J.G. Bekooij and Gerard J.M.
Smit. Monotonicity and Run-time Scheduling. In Proceedings of the
150 Bibliography
Seventh ACM International Conference on Embedded Software, EM-
SOFT ’09, pages 177–186, New York, NY, USA, 2009. ACM. http:
//doi.acm.org/10.1145/1629335.1629359. (Cited on page 33.)
[Wiggers 2010] M.H. Wiggers, M.J.G. Bekooij, M. C W Geilen and T. Bas-
ten. Simultaneous budget and buffer size computation for throughput-
constrained task graphs. In Design, Automation Test in Europe Con-
ference Exhibition (DATE), 2010, 2010. (Cited on page 53.)
[Wilhelm 2008] Reinhard Wilhelm, Jakob Engblom, Andreas Ermedahl,
Niklas Holsti, Stephan Thesing, David Whalley, Guillem Bernat,
Christian Ferdinand, Reinhold Heckmann, Tulika Mitra, Frank
Mueller, Isabelle Puaut, Peter Puschner, Jan Staschulat and Per
Stenström. The Worst-case Execution-time Problem ;Overview of
Methods and Survey of Tools. ACM Trans. Embed. Comput. Syst.,
2008. http://doi.acm.org/10.1145/1347375.1347389. (Cited on
pages 50 and 86.)
[Wolf 2006] T. Wolf and M.A. Franklin. Performance models for network
processor design. Parallel and Distributed Systems, IEEE Transactions
on, 2006. (Cited on page 92.)
[Wolf 2008] W. Wolf, A.A. Jerraya and G. Martin. Multiprocessor System-
on-Chip (MPSoC) Technology. Computer-Aided Design of In-
tegrated Circuits and Systems, IEEE Transactions on, vol. 27,
2008. http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=
4627532. (Cited on pages 4 and 88.)
[Xuan 2014] Khanh Do Xuan, Stephane Louise and Albert Cohen. Comparing
the StreamIt and Î£C Languages for Manycore Processors. PACT-
DFM’14, August 2014. (Cited on page 107.)
[Yang 2013] Mingkun Yang, Suleyman Savas, Zain Ul-Abdin and Tomas
Nordstrom. A Communication Library for Mapping Dataflow Applica-
tionson Manycore Architectures. In Proceedings of the 6th Swedish
Multicore Computing Workshop :, pages 65–68, 2013. (Cited on
page 44.)
[Zaki 2012] George F. Zaki, William Plishker, Shuvra S. Bhattacharyya and
Frank Fruth. Partial Expansion Graphs: Exposing Parallelism and
Dynamic Scheduling Opportunities for DSP Applications. In Proceed-
ings of the 2012 IEEE 23rd International Conference on Application-
Specific Systems, Architectures and Processors, ASAP ’12, pages 86–
Bibliography 151
93, Washington, DC, USA, 2012. IEEE Computer Society. (Cited on
page 29.)
[Ziegenbein 2000] Dirk Ziegenbein, Jan Uerpmann and Rolf Ernst. Dynamic
Response Time Optimization for SDF Graphs. In Proceedings of the
2000 IEEE/ACM International Conference on Computer-aided Design,
ICCAD ’00, pages 135–141, Piscataway, NJ, USA, 2000. IEEE Press.
http://dl.acm.org/citation.cfm?id=602902.602934. (Cited on
page 29.)

Bibliography 153
